Datasheet > DS90C241

DS90C241

更新时间： 2023-09-03 20:29:09

品牌	Logo	应用领域
德州仪器 - TI		光电二极管
页数	文件大小	规格书
41页	1802K
描述
5MHz 至 35MHz 直流平衡 24 位 FPD-Link II 串行器

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DS90C241 技术参数

生命周期：	Obsolete	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.84

DS90C241 数据手册

Support &

Community

Product

Folder

Order

Now

Tools &

Software

Technical

Documents

DS90C124, DS90C241

SNLS209M –NOVEMBER 2005–REVISED JANUARY 2017

DS90C241 and DS90C124 5-MHz to 35-MHz DC-Balanced 24-Bit

FPD-Link II Serializer and Deserializer

1 Features

2 Applications

•

5-MHz to 35-MHz Clock Embedded and DC-

Balancing 24:1 and 1:24 Data Transmissions

•

Automotive Central Information Displays

Automotive Instrument Cluster Displays

Automotive Heads-Up Displays

•

User Defined Pre-Emphasis Driving Ability

Through External Resistor on LVDS Outputs and

Capable to Drive Up to 10-Meter Shielded

Twisted-Pair Cable

Remote Camera-Based Driver Assistance

Systems

•

User-Selectable Clock Edge for Parallel Data on

Both Transmitter and Receiver

3 Description

The DS90C241 and DS90C124 chipset translates a

24-bit parallel bus into a fully transparent data and

control LVDS serial stream with embedded clock

information. This single serial stream simplifies

transferring a 24-bit bus over PCB traces or over

cable by eliminating the skew problems between

parallel data and clock paths. It saves system cost by

narrowing data paths, which in turn reduces PCB

layers, cable width, and connector size and pins.

Internal DC Balancing Encode and Decode

(Supports AC-Coupling Interface With No External

Coding Required)

•

Individual Power-Down Controls for Both

Transmitter and Receiver

Embedded Clock CDR (Clock and Data Recovery)

on Receiver and No External Source of Reference

Clock Required

The DS90C241 and DS90C124 incorporate LVDS

signaling on the high-speed I/O. LVDS provides a

low-power and low-noise environment for reliably

transferring data over a serial transmission path. By

optimizing the serializer output edge rate for the

operating frequency range, EMI is further reduced.

•

All Codes RDL (Random Data Lock) to Support

Live-Pluggable Applications

LOCK Output Flag to Ensure Data Integrity at

Receiver Side

Balanced T_SETUPand T_HOLDBetween RCLK and

RDATA on Receiver Side

In addition, the device features pre-emphasis to boost

signals over longer distances using lossy cables.

Internal DC balanced encoding and decoding

supports AC-coupled interconnects.

PTO (Progressive Turnon) LVCMOS Outputs to

Reduce EMI and Minimize SSO Effects

All LVCMOS Inputs and Control Pins Have

Internal Pulldown

Device Information⁽¹⁾

On-Chip Filters for PLLs on Transmitter and

Receiver

PART NUMBER

PACKAGE

BODY SIZE (NOM)

DS90C124

DS90C241

TQFP (48)

7.00 mm x 7.00 mm

•

Temperature Range: –40°C to 105°C

Greater Than 8-kV HBM ESD Tolerant

Meets AEC-Q100 Compliance

Power Supply Range: 3.3 V ± 10%

48-Pin TQFP Package

(1) For all available packages, see the orderable addendum at

the end of the data sheet.

Block Diagram

PRE

DEN

VODSEL

REN

OUT

R -

OUT

TRFB

TCLK

Timing

and

Control

PLL

LOCK

RCLK

RRFB

RPWDNB

Timing

and

Clock

Recovery

TPWDNB

Control

SERIALIZER œ DS90C241

DESERIALIZER œ DS90C124

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,

intellectual property matters and other important disclaimers. PRODUCTION DATA.

12 3 4 5 6 7...41

中文翻译

下载PDF

与DS90C241相关器件

型号	品牌	获取价格	描述	数据表
DS90C241_0608	NSC	获取价格	5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C241IVS	NSC	获取价格	5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C241IVS/NOPB	TI	获取价格	5MHz 至 35MHz 直流平衡 24 位 FPD-Link II 串行器 \| PFB
DS90C241IVSX	NSC	获取价格	5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C241IVSX/NOPB	TI	获取价格	5MHz 至 35MHz 直流平衡 24 位 FPD-Link II 串行器 \| PFB
DS90C241-Q1	TI	获取价格	5MHz 至 35MHz 直流平衡 24 位汽车类 FPD-Link II 串行器
DS90C241QVS	NSC	获取价格	5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C241QVS/NOPB	TI	获取价格	5MHz 至 35MHz 直流平衡 24 位汽车类 FPD-Link II 串行器 \| P
DS90C241QVSX	NSC	获取价格	5-35MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS90C241QVSX/NOPB	TI	获取价格	5MHz 至 35MHz 直流平衡 24 位汽车类 FPD-Link II 串行器 \| P

与DS90C241相关文章

LTM4644/LTM4644-1：创新的四输出同步降压微模块调节器
2024-07-02

2
2N3500：一款多用途NPN硅晶体管的全面解析
2024-07-02

3
最详细资料解析：BA5917AFP参数说明、引脚说明
2024-07-02

5
MAX232IDR数据手册：产品特性、电气参数、替代型号推荐
2024-07-02

3

产品中心

服务支持

精选活动

关于我们

帮助中心

DS90C241

DS90C241 技术参数

DS90C241 数据手册

与DS90C241相关器件

与DS90C241相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS90C241

DS90C241 技术参数

DS90C241 数据手册

与DS90C241相关器件

与DS90C241相关文章

您还可以找

您在本页遇到什么问题？