5秒后页面跳转
DS75124 PDF预览

DS75124

更新时间: 2024-11-25 09:56:43
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
4页 95K
描述
Triple Line Receiver

DS75124 数据手册

 浏览型号DS75124的Datasheet PDF文件第2页浏览型号DS75124的Datasheet PDF文件第3页浏览型号DS75124的Datasheet PDF文件第4页 
February 1996  
DS75124 Triple Line Receiver  
General Description  
Features  
Y
Built-in input threshold hysteresis  
The DS75124 is designed to meet the input/output interface  
specifications for IBM System 360. It has built-in hysteresis  
on one input on each of the three receivers to provide large  
noise margin. The other inputs on each receiver are in a  
standard TTL configuration. The DS75124 is compatible  
with standard TTL logic and supply voltage levels.  
Y
High speed . . . typical propagation delay time 20 ns  
Independent channel strobes  
Y
Y
Y
Y
Input gating increases application flexibility  
Single 5.0V supply operation  
Plug-in replacement for the SN75124 and the 8T24  
Connection Diagram and Truth Table  
Dual-In-Line Package  
Inputs  
Output  
Y
²
A
B
R
S
H
X
L
H
X
L
X
H
X
L
L
L
X
X
X
L
L
H
X
H
X
H
H
H
H
L
X
X
X
L
e
e
e
low level, X irrelevant  
H
high level, L  
²
B input and last two lines of the truth table  
are applicable to receivers 1 and 2 only  
TL/F/5792–1  
Top View  
Order Number DS75124N  
See NS Package Number N16A  
Typical Application  
TL/F/5792–2  
C
1996 National Semiconductor Corporation  
TL/F/5792  
RRD-B30M36/Printed in U. S. A.  
http://www.national.com  

与DS75124相关器件

型号 品牌 获取价格 描述 数据表
DS75124J ETC

获取价格

Line Receiver
DS75124J/A+ ETC

获取价格

Line Receiver
DS75124N NSC

获取价格

Triple Line Receiver
DS75124N/A+ ETC

获取价格

Line Receiver
DS75124N/B+ ETC

获取价格

Line Receiver
DS75125J ETC

获取价格

Line Receiver
DS75125J/A+ ETC

获取价格

Line Receiver
DS75125N ETC

获取价格

Line Receiver
DS75125N/A+ ETC

获取价格

Line Receiver
DS75125N/B+ ETC

获取价格

Line Receiver