8
8
R
Platform Flash XL High-Density Configuration
and Storage Device
DS617 (v3.0.1) January 07, 2010
Product Specification
Features
•
In-System Programmable Flash Memory Optimized for
Virtex®-5 or Virtex-6 FPGA Configuration
•
Memory Organization
♦
♦
♦
128-Mb Main Array Capacity
16-bit Data Bus
•
High-Performance FPGA Bitstream Transfer up to
800 Mb/s (50 MHz × 16-bits), Ideal for
PCI Express® Endpoint Applications
Multiple 8-Mb Bank Architecture for Dual
Erase/Program and Read Operation
•
•
MultiBoot Bitstream, Design Revision Storage
♦
♦
127 Regular 1-Mb Main Blocks
4 Small 256-Kb Parameter Blocks
FPGA Configuration Synchronization (READY_WAIT)
Handshake Signal
•
Synchronous/Asynchronous Read Modes
•
•
•
ISE® Software Support for In-System Programming via
Xilinx® JTAG Cables
♦
♦
♦
Power-On in Synchronous Burst Read Mode
Asynchronous Random Access Mode
Standard NOR-Flash Interface for Access to Code or
Data Storage
Accelerated Asynchronous Page Read Mode
Operation over Full Industrial Temperature Range
(–40°C to +85°C)
•
•
•
Protection
♦
♦
Default Block Protection at Power-Up
Hardware Write Protection (when V = V
•
•
•
•
Common Flash Interface (CFI)
)
SS
Low-Power Advanced CMOS NOR-Flash Process
Endurance of 10,000 Program/Erase Cycles Per Block
Power Supplies
PP
Security
♦
♦
Unique Device Number (64-bits)
One-Time-Programmable (OTP) Registers
♦
Industry-Standard Core Power Supply Voltage
(V ) = 1.8V
DD
Small-Footprint (10 mm × 13 mm) FT64 Packaging
♦
3.3V or 2.5V I/O (V
) Power Supply Voltage
DDQ
Description
A reliable compact high-performance configuration
bitstream storage and delivery solution is essential for the
high-density FPGAs. Platform Flash XL is the industry's
highest performing configuration and storage device and is
specially optimized for high-performance FPGA
configuration. Platform Flash XL integrates 128 Mb of
in-system programmable flash storage and performance
features for configuration within a small-footprint FT64
package (Figure 5). Power-on burst read mode and
dedicated I/O power supply enable Platform Flash XL to
mate seamlessly with the native SelectMAP configuration
interface. A wide, 16-bit data bus delivers the FPGA
configuration bitstream at speeds up to 800 Mb/s without
wait states. See UG438, Platform Flash XL Configuration
and Storage Device User Guide, for system-level usage and
performance considerations.
Platform Flash XL is a non-volatile flash storage solution,
optimized for FPGA configuration. The device provides a
READY_WAIT signal that synchronizes the start of the FPGA
configuration process, improving both system reliability and
simplifying board design. Platform Flash XL can download an
XC5VLX330 bitstream (79,704,832 bits) in less than 100 ms,
making the configuration performance of Platform Flash XL
ideal for PCI Express endpoints and other high-performance
applications.
Platform Flash XL is a single-chip configuration solution with
additional system-level capabilities. A standard NOR flash
interface (Figure 2) and support for common flash interface
(CFI) queries provide industry-standard access to the device
memory space. The Platform Flash XL's 128 Mb capacity can
typically hold one or more FPGA bitstreams. Any memory
space not used for bitstream storage can be used to hold
general purpose data or embedded processor code.
Platform Flash XL is supported for use with Virtex-5 or Virtex-6
FPGAs only. Use with older Virtex families, Spartan® families,
or AES encrypted bitstreams is not supported.
© 2007–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other
countries. PCI, PCIe and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.
DS617 (v3.0.1) January 07, 2010
www.xilinx.com
Product Specification
1
5秒后页面跳转
SK海力士量产12层HBM3E，容量高达36GB
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
贸泽上架Tallysman TW5386智能GNSS天线
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
