5秒后页面跳转
DS3885VF PDF预览

DS3885VF

更新时间: 2024-09-16 22:40:39
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
12页 203K
描述
BTL Arbitration Transceiver

DS3885VF 数据手册

 浏览型号DS3885VF的Datasheet PDF文件第2页浏览型号DS3885VF的Datasheet PDF文件第3页浏览型号DS3885VF的Datasheet PDF文件第4页浏览型号DS3885VF的Datasheet PDF文件第5页浏览型号DS3885VF的Datasheet PDF文件第6页浏览型号DS3885VF的Datasheet PDF文件第7页 
January 1994  
DS3885 BTL Arbitration Transceiver  
General Description  
The DS3885 is one in a series of transceivers designed spe-  
Features  
Y
9-bit inverting BTL transceiver  
Y
cifically for the implementation of high performance Future-  
a
Meets IEEE 1194.1 standard on Backplane Transceiver  
Logic (BTL)  
bus and proprietary bus interfaces. The DS3885 Arbitra-  
tion Transceiver is designed to conform to IEEE 1194.1  
(Backplane Transceiver LogicÐBTL) as specified in the  
Y
Y
Y
Y
Y
Y
Includes on chip competition logic and parity checking  
Supports live insertion  
a
IEEE 896.2 Futurebus  
Transceiver incorporates the competition logic internally  
specification. The Arbitration  
Glitch free power-up/down protection  
Typically less than 5 pF bus-port capacitance  
Low bus-port voltage swing (typically 1V) at 80 mA  
Open collector bus-port output allows Wired-OR  
connection  
a
which simplifies the implementation of a Futurebus appli-  
cation by minimizing the on board logic required.  
The DS3885 driver output configuration is an NPN open col-  
lector which allows Wired-OR connection on the bus. Each  
driver output incorporates a Schottky diode in series with its  
collector to isolate the transistor output capacitance from  
the bus thus reducing the bus loading in the inactive state.  
Y
Y
Y
Exceeds 2 kV ESD testing (Human Body Model)  
Individual bus-port ground pins minimize ground bounce  
Controlled rise and fall time to reduce noise coupling to  
adjacent lines  
The BTL drivers also have high sink current capability to  
comply with the bus loading requirements defined within  
IEEE 1194.1 BTL specification.  
Y
Y
TTL compatible driver and control inputs  
Built in bandgap reference with separate QV  
QGND pins for precise receiver thresholds  
and  
CC  
Backplane Transceiver Logic (BTL) is a signaling standard  
that was invented and first introduced by National Semicon-  
Y
Product offered in PLCC and PQFP package styles  
(Continued)  
Connection Diagrams  
TL/F/10721–2  
TL/F/1072113  
Order Number DS3885V or DS3885VF  
See NS Package Number V44A or VF44B  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/10721  
RRD-B30M75/Printed in U. S. A.  

与DS3885VF相关器件

型号 品牌 获取价格 描述 数据表
DS3886A NSC

获取价格

BTL 9-Bit Latching Data Transceiver
DS3886AV NSC

获取价格

BTL 9-Bit Latching Data Transceiver
DS3886AV ROCHESTER

获取价格

Line Transceiver, 9 Func, 9 Driver, 9 Rcvr, BICMOS, PQCC44, PLASTIC, LCC-44
DS3886AVB ROCHESTER

获取价格

Line Transceiver, 1 Func, 9 Driver, 9 Rcvr, BICMOS, PQFP48, 7 X 7 MM, PLASTIC, QFP-48
DS3886AVB TI

获取价格

LINE TRANSCEIVER, PQFP48, 7 X 7 MM, PLASTIC, QFP-48
DS3886AVF NSC

获取价格

BTL 9-Bit Latching Data Transceiver
DS3886AVX TI

获取价格

9 LINE TRANSCEIVER, PQCC44, PLASTIC, LCC-44
DS3890 NSC

获取价格

Octal Trapezoidal Driver / Octal TRI-STATE Receiver
DS3890J NSC

获取价格

Octal Trapezoidal Repeater
DS3890J TI

获取价格

LINE DRIVER, CDIP16, CERAMIC, DIP-16