5秒后页面跳转
DS3862J PDF预览

DS3862J

更新时间: 2024-11-18 22:40:39
品牌 Logo 应用领域
美国国家半导体 - NSC 总线收发器接口集成电路
页数 文件大小 规格书
7页 235K
描述
Octal High Speed Trapezoidal Bus Transceiver

DS3862J 数据手册

 浏览型号DS3862J的Datasheet PDF文件第2页浏览型号DS3862J的Datasheet PDF文件第3页浏览型号DS3862J的Datasheet PDF文件第4页浏览型号DS3862J的Datasheet PDF文件第5页浏览型号DS3862J的Datasheet PDF文件第6页浏览型号DS3862J的Datasheet PDF文件第7页 
February 1995  
DS3862  
Octal High Speed Trapezoidal Bus Transceiver  
General Description  
Features  
n Guaranteed A.C. specifications on noise immunity and  
propagation delay over the specified temperature and  
supply voltage range  
The DS3862 is an octal high speed schottky bus transceiver  
intended for use with terminated 120impedance lines. It is  
specifically designed to reduce noise in unbalanced trans-  
mission systems. The open collector drivers generate pre-  
cise trapezoidal waveforms with rise and fall times of 9 ns  
(typical), which are relatively independent of capacitive load-  
ing conditions on the outputs. This reduces noise coupling to  
the adjacent lines without any appreciable impact on the  
maximum data rate obtainable with high speed bus trans-  
ceivers. In addition, the receivers use a low pass filter in con-  
junction with a high speed comparator, to further enhance  
the noise immunity. Tightly controlled threshold levels on the  
receiver provide equal rejection to both negative and positive  
going noise pulses on the bus.  
n Temperature insensitive receiver thresholds track bus  
logic level and respond symmetrically to positive and  
negative going pulses  
n Trapezoidal bus waveforms reduce noise coupling to  
adjacent lines  
n Open collector driver output allows wire-or connection  
n Advanced low power schottky technology  
n Glitch free power up/down protection on driver and  
receiver outputs  
n TTL compatible driver and control inputs, and receiver  
outputs  
The external termination is intended to be a 180resistor  
from the bus to 5V logic supply, together with a 390resistor  
from the bus to ground. The bus can be terminated at one or  
both ends.  
n Control logic is the same as the DS3896  
Logic and Connection Diagram  
DS008539-1  
Order Number DS3862J, DS3862N or DS3862WM  
See NS Package Number J20A, N20A or M20B  
© 1999 National Semiconductor Corporation  
DS008539  
www.national.com  

与DS3862J相关器件

型号 品牌 获取价格 描述 数据表
DS3862J/A+ NSC

获取价格

IC,BUS TRANSCEIVER,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,CERAMIC
DS3862M NSC

获取价格

DS3862M
DS3862N NSC

获取价格

Octal High Speed Trapezoidal Bus Transceiver
DS3862N/A+ ETC

获取价格

Single 8-Bit Inverting Bus Transceiver
DS3862N/B+ NSC

获取价格

IC,BUS TRANSCEIVER,SINGLE,8-BIT,ALS-TTL,DIP,20PIN,PLASTIC
DS3862WM NSC

获取价格

Octal High Speed Trapezoidal Bus Transceiver
DS3862WMX TI

获取价格

OCTAL LINE TRANSCEIVER, PDSO20, 0.300 INCH, PLASTIC, SOP-20
DS3875 NSC

获取价格

FuturebusaΛ Arbitration Controller
DS3875V NSC

获取价格

FuturebusaΛ Arbitration Controller
DS3875W/883 TI

获取价格

40MHz, BUS ARBITER AND CONT SIG GEN, CQFP68, CQD-68