5秒后页面跳转
DS3662J PDF预览

DS3662J

更新时间: 2024-11-24 22:49:07
品牌 Logo 应用领域
美国国家半导体 - NSC 总线收发器驱动器接口集成电路
页数 文件大小 规格书
6页 167K
描述
Quad High Speed Trapezoidal⑩ Bus Transceiver

DS3662J 数据手册

 浏览型号DS3662J的Datasheet PDF文件第2页浏览型号DS3662J的Datasheet PDF文件第3页浏览型号DS3662J的Datasheet PDF文件第4页浏览型号DS3662J的Datasheet PDF文件第5页浏览型号DS3662J的Datasheet PDF文件第6页 
July 1992  
DS3662  
Quad High Speed Trapezoidal Bus Transceiver  
General Description  
Features  
n Pin to pin functional replacement for DS8641  
The DS3662 is a quad high speed Schottky bus transceiver  
intended for use with terminated 120impedance lines. It is  
specifically designed to reduce noise in unbalanced trans-  
mission systems. The open collector drivers generate pre-  
cise trapezoidal waveforms with rise and fall times of 15 ns  
(typical), which are relatively independent of capacitive load-  
ing conditions on the outputs. This reduces noise coupling to  
the adjacent lines without any appreciable impact on the  
maximum data rate obtainable with high speed bus trans-  
ceivers. In addition, the receivers use a low pass filter in con-  
junction with a high speed comparator, to further enhance  
the noise immunity. Tightly controlled threshold levels on the  
receiver provide equal rejection to both negative and positive  
going noise pulses on the bus.  
n Guaranteed AC specifications on noise immunity and  
propagation delay over the specified temperature and  
supply voltage range  
n Temperature insensitive receiver thresholds track bus  
logic level  
n Trapezoidal bus waveforms reduce noise coupling to  
adjacent lines  
n Precision receiver thresholds provide maximum noise  
immunity and symmetrical response to positive and  
negative going pulses  
n Open collector driver output allows wire-OR connection  
n High speed Schottky technology  
n 15 µA typical bus termination current with normal VCC or  
The external termination is intended to be a 180resistor  
from the bus to 5V logic supply, together with a 390resistor  
from the bus to ground. The bus can be terminated at one or  
both ends. A two input NOR gate is provided to disable all  
drivers in a package simultaneously.  
=
with VCC 0V  
n Glitch free power up/down protection on the driver  
output  
n TTL compatible driver and disable inputs, and receiver  
outputs  
Block and Connection Diagram  
Dual-In-Line Package  
DS005803-1  
Top View  
Order Number DS3662J, DS3662N or DS3662WM  
See NS Package Number J16A, N16A or M16B  
Trapezoidal is a trademark of National Semiconductor Corp.  
© 1999 National Semiconductor Corporation  
DS005803  
www.national.com  

与DS3662J相关器件

型号 品牌 获取价格 描述 数据表
DS3662J/A+ ETC

获取价格

4-Bit Bus Transceiver
DS3662N NSC

获取价格

Quad High Speed Trapezoidal⑩ Bus Transceiver
DS3662N/A+ ETC

获取价格

4-Bit Bus Transceiver
DS3662N/B+ ETC

获取价格

4-Bit Bus Transceiver
DS3662WM NSC

获取价格

Quad High Speed Trapezoidal⑩ Bus Transceiver
DS3662WMX TI

获取价格

QUAD LINE TRANSCEIVER, PDSO16, 0.300 INCH, PLASTIC, SOP-16
DS3666N ETC

获取价格

Single 8-bit Bus Transceiver
DS3667 NSC

获取价格

TRI-STATE Bidirectional Transceiver
DS3667N NSC

获取价格

TRI-STATE Bidirectional Transceiver
DS3667N/A+ ETC

获取价格

Single 8-bit Bus Transceiver