5秒后页面跳转
DS32EL0421SQ/NOPB PDF预览

DS32EL0421SQ/NOPB

更新时间: 2023-06-19 15:34:38
品牌 Logo 应用领域
德州仪器 - TI 驱动双倍数据速率接口集成电路线路驱动器或接收器驱动程序和接口
页数 文件大小 规格书
32页 2408K
描述
具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link 串行器 | RHS | 48 | -40 to 85

DS32EL0421SQ/NOPB 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active包装说明:WQFN-48
Reach Compliance Code:compliantECCN代码:5A991.B.1
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.24Is Samacsys:N
差分输出:YES驱动器位数:2
输入特性:DIFFERENTIAL接口集成电路类型:LINE DRIVER
接口标准:EIA-644; TIA-644JESD-30 代码:S-PQCC-N48
JESD-609代码:e3长度:7 mm
湿度敏感等级:3功能数量:2
端子数量:48最高工作温度:85 °C
最低工作温度:-40 °C输出特性:DIFFERENTIAL
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:HVQCCN封装等效代码:LCC48,.27SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):260电源:2.5,3.3 V
认证状态:Not Qualified最大接收延迟:
座面最大高度:0.8 mm子类别:Line Driver or Receivers
最大压摆率:152 mA最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
电源电压1-最大:2.625 V电源电压1-分钟:2.375 V
电源电压1-Nom:2.5 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Matte Tin (Sn)
端子形式:NO LEAD端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7 mmBase Number Matches:1

DS32EL0421SQ/NOPB 数据手册

 浏览型号DS32EL0421SQ/NOPB的Datasheet PDF文件第2页浏览型号DS32EL0421SQ/NOPB的Datasheet PDF文件第3页浏览型号DS32EL0421SQ/NOPB的Datasheet PDF文件第4页浏览型号DS32EL0421SQ/NOPB的Datasheet PDF文件第5页浏览型号DS32EL0421SQ/NOPB的Datasheet PDF文件第6页浏览型号DS32EL0421SQ/NOPB的Datasheet PDF文件第7页 
DS32EL0421, DS32ELX0421  
www.ti.com  
SNLS282F MAY 2008REVISED APRIL 2013  
DS32EL0421 , DS32ELX0421 125 - 312.5 MHz FPGA-Link Serializer with DDR LVDS  
Parallel Interface  
Check for Samples: DS32EL0421, DS32ELX0421  
1
FEATURES  
DESCRIPTION  
The DS32EL0421/DS32ELX0421 is a 125 MHz to  
312.5 MHz (DDR) serializer for high-speed serial  
transmission over FR-4 printed circuit board  
backplanes, balanced cables, and optical fiber. This  
easy-to-use chipset integrates advanced signal and  
clock conditioning functions, with an FPGA friendly  
interface.  
2
5-bit DDR LVDS Parallel Data Interface  
Programmable Transmit De-emphasis  
Configurable Output Levels (VOD  
)
Selectable DC-balanced Encoder  
Selectable Data Scrambler  
Remote Sense for Automatic Detection and  
Negotiation of Link Status  
The DS32EL0421/DS32ELX0421 serializes up to 5  
parallel input LVDS channels to create a maximum  
data payload of 3.125 Gbps. If the integrated DC-  
balance encoding is enabled, the maximum data  
payload achievable is 2.5 Gbps.  
On Chip LC VCOs  
Redundant Serial Output (ELX device only)  
Data Valid Signaling to Assist with  
Synchronization of Multiple Receivers  
The DS32EL0421/DS32ELX0421 serializers feature  
remote sense capability to automatically detect and  
Supports AC- and DC-coupled Signaling  
Integrated CML and LVDS Terminations  
Configurable PLL Loop Bandwidth  
negotiate  
link  
status  
with  
its  
companion  
DS32EL0124/DS32ELX0124 deserializers without  
requiring an additional feedback path.  
Programmable Output Termination (50or  
75).  
The parallel LVDS interface reduces FPGA I/O pins,  
board trace count and alleviates EMI issues, when  
compared to traditional single-ended wide bus  
interfaces.  
Built-in Test Pattern Generator  
Loss of Lock and Error Reporting  
Configurable via SMBus  
The DS32EL0421/DS32ELX0421 is programmable  
through a SMBus interface as well as through control  
pins.  
48-pin WQFN Package with Exposed DAP  
TARGET APPLICATIONS  
Imaging: Industrial, Medical Security, Printers  
Displays: LED Walls, Commercial  
Video Transport  
Communication Systems  
Test and Measurement  
Industrial Bus  
KEY SPECIFICATIONS  
1.25 to 3.125 Gbps Serial Data Rate  
125 to 312.5 MHz DDR Parallel Clock  
-40° to +85°C Temperature Range  
>8 kV ESD (HBM) Protection  
Low Intrinsic Jitter — 35ps at 3.125 Gbps  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2008–2013, Texas Instruments Incorporated  

DS32EL0421SQ/NOPB 替代型号

型号 品牌 替代类型 描述 数据表
DS32EL0421SQX/NOPB TI

类似代替

具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32ELX0421SQE/NOPB TI

类似代替

具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32EL0421SQE/NOPB TI

类似代替

125 MHz - 312.5 MHz FPGA-Link Serializer with DDR LVDS Parallel Interface 48-WQFN -40 to 8

与DS32EL0421SQ/NOPB相关器件

型号 品牌 获取价格 描述 数据表
DS32EL0421SQE TI

获取价格

5-bit DDR LVDS Parallel Data Interface
DS32EL0421SQE/NOPB TI

获取价格

125 MHz - 312.5 MHz FPGA-Link Serializer with DDR LVDS Parallel Interface 48-WQFN -40 to 8
DS32EL0421SQX TI

获取价格

5-bit DDR LVDS Parallel Data Interface
DS32EL0421SQX/NOPB TI

获取价格

具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32ELX0124 NSC

获取价格

125 MHz . 312.5 MHz Deserializer with DDR LVDS Parallel Interface
DS32ELX0124 TI

获取价格

具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32ELX0124SQ NSC

获取价格

125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface
DS32ELX0124SQ/NOPB TI

获取价格

125 MHz - 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface 48-WQFN -40 to
DS32ELX0124SQE NSC

获取价格

125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface
DS32ELX0124SQE/NOPB TI

获取价格

具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link