5秒后页面跳转
捷配首页

Datasheet > 驱动程序和接口 > 线路驱动器或接收器> DS32EL0421SQ
DS32EL0421SQ PDF预览

DS32EL0421SQ

更新时间： 2024-11-02 12:34:43
品牌 Logo 应用领域
德州仪器 - TI 双倍数据速率
页数 文件大小 规格书
32页 2408K
描述
5-bit DDR LVDS Parallel Data Interface

阅读下载

中文翻译

获取价格

DS32EL0421SQ 数据手册

 浏览型号DS32EL0421SQ的Datasheet PDF文件第2页浏览型号DS32EL0421SQ的Datasheet PDF文件第3页浏览型号DS32EL0421SQ的Datasheet PDF文件第4页浏览型号DS32EL0421SQ的Datasheet PDF文件第5页浏览型号DS32EL0421SQ的Datasheet PDF文件第6页浏览型号DS32EL0421SQ的Datasheet PDF文件第7页 
DS32EL0421, DS32ELX0421  
www.ti.com  
SNLS282F –MAY 2008–REVISED APRIL 2013  
DS32EL0421 , DS32ELX0421 125 - 312.5 MHz FPGA-Link Serializer with DDR LVDS  
Parallel Interface  
Check for Samples: DS32EL0421, DS32ELX0421  
1
FEATURES  
DESCRIPTION  
The DS32EL0421/DS32ELX0421 is a 125 MHz to  
312.5 MHz (DDR) serializer for high-speed serial  
transmission over FR-4 printed circuit board  
backplanes, balanced cables, and optical fiber. This  
easy-to-use chipset integrates advanced signal and  
clock conditioning functions, with an FPGA friendly  
interface.  
2
•
5-bit DDR LVDS Parallel Data Interface  
Programmable Transmit De-emphasis  
•
•
•
•
•
Configurable Output Levels (VOD  
)
Selectable DC-balanced Encoder  
Selectable Data Scrambler  
Remote Sense for Automatic Detection and  
Negotiation of Link Status  
The DS32EL0421/DS32ELX0421 serializes up to 5  
parallel input LVDS channels to create a maximum  
data payload of 3.125 Gbps. If the integrated DC-  
balance encoding is enabled, the maximum data  
payload achievable is 2.5 Gbps.  
•
•
•
On Chip LC VCOs  
Redundant Serial Output (ELX device only)  
Data Valid Signaling to Assist with  
Synchronization of Multiple Receivers  
The DS32EL0421/DS32ELX0421 serializers feature  
remote sense capability to automatically detect and  
•
•
•
•
Supports AC- and DC-coupled Signaling  
Integrated CML and LVDS Terminations  
Configurable PLL Loop Bandwidth  
negotiate  
link  
status  
with  
its  
companion  
DS32EL0124/DS32ELX0124 deserializers without  
requiring an additional feedback path.  
Programmable Output Termination (50Ω or  
75Ω).  
The parallel LVDS interface reduces FPGA I/O pins,  
board trace count and alleviates EMI issues, when  
compared to traditional single-ended wide bus  
interfaces.  
•
•
•
•
Built-in Test Pattern Generator  
Loss of Lock and Error Reporting  
Configurable via SMBus  
The DS32EL0421/DS32ELX0421 is programmable  
through a SMBus interface as well as through control  
pins.  
48-pin WQFN Package with Exposed DAP  
TARGET APPLICATIONS  
•
•
•
•
•
•
Imaging: Industrial, Medical Security, Printers  
Displays: LED Walls, Commercial  
Video Transport  
Communication Systems  
Test and Measurement  
Industrial Bus  
KEY SPECIFICATIONS  
•
•
•
•
•
1.25 to 3.125 Gbps Serial Data Rate  
125 to 312.5 MHz DDR Parallel Clock  
-40° to +85°C Temperature Range  
>8 kV ESD (HBM) Protection  
Low Intrinsic Jitter — 35ps at 3.125 Gbps  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
All trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2008–2013, Texas Instruments Incorporated  
1234567...32

中文翻译

下载PDF

与DS32EL0421SQ相关器件

型号 品牌 获取价格 描述 数据表
DS32EL0421SQ/NOPB TI

获取价格

 		具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32EL0421SQE TI

获取价格

 		5-bit DDR LVDS Parallel Data Interface
DS32EL0421SQE/NOPB TI

获取价格

 		125 MHz - 312.5 MHz FPGA-Link Serializer with DDR LVDS Parallel Interface 48-WQFN -40 to 8
DS32EL0421SQX TI

获取价格

 		5-bit DDR LVDS Parallel Data Interface
DS32EL0421SQX/NOPB TI

获取价格

 		具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32ELX0124 NSC

获取价格

 		125 MHz . 312.5 MHz Deserializer with DDR LVDS Parallel Interface
DS32ELX0124 TI

获取价格

 		具有 DDR LVDS 并行接口的 125MHz 至 312.5MHz FPGA-Link
DS32ELX0124SQ NSC

获取价格

 		125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface
DS32ELX0124SQ/NOPB TI

获取价格

 		125 MHz - 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface 48-WQFN -40 to
DS32ELX0124SQE NSC

获取价格

 		125 MHz- 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface

与DS32EL0421SQ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证