5秒后页面跳转
DS3101 PDF预览

DS3101

更新时间: 2024-01-10 17:14:04
品牌 Logo 应用领域
达拉斯 - DALLAS 时钟
页数 文件大小 规格书
149页 1203K
描述
Stratum 3/3E Timing Card IC

DS3101 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:BGA包装说明:LBGA,
针数:256Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.43
JESD-30 代码:S-PBGA-B256JESD-609代码:e1
长度:17 mm湿度敏感等级:3
功能数量:1端子数量:256
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1.26 mm标称供电电压:1.8 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH SUPPORT CIRCUIT
温度等级:INDUSTRIAL端子面层:TIN SILVER COPPER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:17 mmBase Number Matches:1

DS3101 数据手册

 浏览型号DS3101的Datasheet PDF文件第2页浏览型号DS3101的Datasheet PDF文件第3页浏览型号DS3101的Datasheet PDF文件第4页浏览型号DS3101的Datasheet PDF文件第5页浏览型号DS3101的Datasheet PDF文件第6页浏览型号DS3101的Datasheet PDF文件第7页 
DS3101  
Stratum 3/3E Timing Card IC  
www.maxim-ic.com  
GENERAL DESCRIPTION  
FEATURES  
When paired with an external TCXO or OCXO, the  
DS3101 is a highly integrated central timing and  
synchronization solution for SONET/SDH network  
elements. With 14 input clocks, the device directly  
accepts both line timing from a large number of line  
cards and external timing from external DS1/E1 BITS  
transceivers. All input clocks are continuously monitored  
for frequency accuracy and activity. Any two of the input  
clocks can be selected as the references for the two  
core DPLLs. The T0 DPLL complies with the Stratum 3  
and 3E requirements of GR-1244, GR-253, and the  
requirements of G.812 Type III and G.813. From the  
output of the core DPLLs, a wide variety of output clock  
frequencies and frame pulses can be produced  
simultaneously on the 11 output clock pins. Two  
DS3101 devices can be configured in a master/slave  
arrangement for timing card equipment protection.  
Synchronization Subsystem for Stratum 3E, 3,  
4E, and 4, SMC and SEC  
- Meets Requirements of GR-1244 Stratum 3/3E,  
GR-253, G.812 Types I, III, and IV, and G.813  
- Stratum 3E Holdover Accuracy with Suitable  
External Oscillator  
- Programmable Bandwidth, 0.5mHz to 70Hz  
- Hitless Reference Switching on Loss of Input  
- Phase Build-Out and Transient Absorption  
- Locks To and Generates 125MHz for Gigabit  
Synchronous Ethernet per ITU-T G.8261  
14 Input Clocks  
- 10 CMOS/TTL Inputs Accept 2kHz, 4kHz, and Any  
Multiple of 8kHz Up to 125MHz  
- Two LVDS/LVPECL/CMOS/TTL Inputs Accept  
Nx8kHz Up to 125MHz Plus 155.52MHz  
- Two 64kHz Composite Clock Receivers  
- Continuous Input Clock Quality Monitoring  
- Separate 2/4/8kHz Frame Sync Input  
11 Output Clocks  
The DS3101 registers and I/O pins are backward  
compatible with Semtech’s ACS8520 and ACS8530  
timing card ICs. The DS3101 is functionally equivalent  
to a DS3100 without integrated BITS transceivers.  
- Five CMOS/TTL Outputs Drive Any Internally  
Produced Clock Up to 77.76MHz  
- Two LVDS Outputs Each Drive Any Internally  
Produced Clock Up to 311.04MHz  
- One 64kHz Composite Clock Transmitter  
- One 1.544MHz/2.048MHz Output Clock  
- Two Sync Pulses: 8kHz and 2kHz  
- Output Clock Rates Include 2kHz, 8kHz, NxDS1,  
NxDS2, DS3, NxE1, E3, 6.48MHz, 19.44MHz,  
38.88 MHz, 51.84MHz, 62.5MHz, 77.76MHz,  
125MHz, 155.52MHz, 311.04MHz  
APPLICATIONS  
SONET/SDH ADMs, MSPPs, and MSSPs  
Digital Cross-Connects  
DSLAMs  
Service Provider Routers  
FUNCTIONAL DIAGRAM  
Internal Compensation for Master Clock  
Oscillator Frequency Accuracy  
Processor Interface: 8-Bit Parallel or SPI Serial  
1.8V Operation with 3.3V I/O (5V Tolerant)  
TIMING FROM  
DS3101  
SONET/SDH  
SYNCHRONIZATION  
IC  
TIMING TO  
LINE CARDS AND  
BITS/SSU RECEIVERS  
(VARIOUS RATES)  
LINE CARDS AND  
BITS/SSU TRANSMITTERS  
(VARIOUS RATES)  
14  
11  
ORDERING INFORMATION  
LOCAL TCXO  
OR OCXO  
PART  
TEMP RANGE  
-40°C to +85°C  
-40°C to +85°C  
PIN-PACKAGE  
DS3101GN  
DS3101GN+  
256 CSBGA (17mm)2  
256 CSBGA (17mm)2  
+Denotes a lead-free package.  
CONTROL STATUS  
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device  
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.  
1 of 149  
REV: 061307  
 

与DS3101相关器件

型号 品牌 描述 获取价格 数据表
DS3101GN MAXIM Stratum 2/3E/3 Timing Card IC

获取价格

DS3101GN DALLAS Stratum 3/3E Timing Card IC

获取价格

DS3101GN+ DALLAS Stratum 3/3E Timing Card IC

获取价格

DS3101GN+ MAXIM Stratum 2/3E/3 Timing Card IC

获取价格

DS3102 MAXIM Stratum 3 Timing Card IC with Synchronous Ethernet Support

获取价格

DS3102 TTELEC Loop Powered Indicator

获取价格