5秒后页面跳转
DS26LS32CMDA PDF预览

DS26LS32CMDA

更新时间: 2024-09-28 13:07:27
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
8页 205K
描述
IC QUAD LINE RECEIVER, UUC, DIE, Line Driver or Receiver

DS26LS32CMDA 技术参数

生命周期:Obsolete包装说明:DIE,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.59
Is Samacsys:N输入特性:DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型:LINE RECEIVER接口标准:EIA-422; EIA-423; FED STD 1020; FED STD 1030
JESD-30 代码:X-XUUC-N功能数量:4
最高工作温度:70 °C最低工作温度:
封装主体材料:UNSPECIFIED封装代码:DIE
封装形状:UNSPECIFIED封装形式:UNCASED CHIP
认证状态:Not Qualified最大接收延迟:25 ns
接收器位数:4最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:BIPOLAR
温度等级:COMMERCIAL端子形式:NO LEAD
端子位置:UPPERBase Number Matches:1

DS26LS32CMDA 数据手册

 浏览型号DS26LS32CMDA的Datasheet PDF文件第2页浏览型号DS26LS32CMDA的Datasheet PDF文件第3页浏览型号DS26LS32CMDA的Datasheet PDF文件第4页浏览型号DS26LS32CMDA的Datasheet PDF文件第5页浏览型号DS26LS32CMDA的Datasheet PDF文件第6页浏览型号DS26LS32CMDA的Datasheet PDF文件第7页 
May 1999  
DS26LS32AC/DS26LS32C/DS26LS32M/DS26LS33M  
Quad Differential Line Receivers  
General Description  
Features  
n High differential or common-mode input voltage ranges  
The DS26LS32 and DS26LS32A are quad differential line re-  
ceivers designed to meet the RS-422, RS-423 and Federal  
Standards 1020 and 1030 for balanced and unbalanced digi-  
tal data transmission.  
±
±
of 7V on the DS26LS32 and DS26LS32A and 15V  
on the DS26LS33  
±
n
0.2V sensitivity over the input voltage range on the  
±
DS26LS32 and DS26LS32A, 0.5V sensitivity on the  
DS26LS33  
The DS26LS32 and DS26LS32A have an input sensitivity of  
±
200 mV over the input voltage range of 7V and the  
n DS26LS32 and DS26LS32A meet all requirements of  
RS-422 and RS-423  
DS26LS33 have an input sensitivity of 500 mV over the input  
±
voltage range of 15V.  
n 6k minimum input impedance  
The DS26LS32A differ in function from the popular  
DS26LS32 and DS26LS33 in that input pull-up and  
pull-down resistors are included which prevent output oscil-  
lation on unused channels.  
n 100 mV input hysteresis on the DS26LS32 and  
DS26LS32A, 200 mV on the DS26LS33  
n Operation from a single 5V supply  
n TRI-STATE outputs, with choice of complementary  
output enables for receiving directly onto a data bus  
Each version provides an enable and disable function com-  
mon to all four receivers and features TRI-STATE outputs  
®
with 8 mA sink capability. Constructed using low power  
Schottky processing, these devices are available over the  
full military and commerical operating temperature ranges.  
Logic Diagram  
DS005255-1  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
© 1999 National Semiconductor Corporation  
DS005255  
www.national.com  

与DS26LS32CMDA相关器件

型号 品牌 获取价格 描述 数据表
DS26LS32CMDC TI

获取价格

暂无描述
DS26LS32CMW8 TI

获取价格

QUAD LINE RECEIVER, UUC16
DS26LS32CMWC NSC

获取价格

暂无描述
DS26LS32CMX TI

获取价格

Quad Differential Line Receivers 16-SOIC 0 to 70
DS26LS32CMX/NOPB TI

获取价格

Quad Differential Line Receivers 16-SOIC 0 to 70
DS26LS32CN NSC

获取价格

Quad Differential Line Receivers
DS26LS32CN TI

获取价格

Quad Differential Line Receivers 16-PDIP 0 to 70
DS26LS32CN/A+ ETC

获取价格

Line Receiver
DS26LS32CN/B+ TI

获取价格

IC,LINE RECEIVER,QUAD,ALS-TTL,DIFFERENTIAL,DIP,16PIN,PLASTIC
DS26LS32CN/NOPB NSC

获取价格

IC QUAD LINE RECEIVER, PDIP16, PLASTIC, DIP-16, Line Driver or Receiver