5秒后页面跳转
DS26503 PDF预览

DS26503

更新时间: 2024-11-25 22:40:35
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
128页 1175K
描述
T1/E1/J1/64KCC BITS Element

DS26503 数据手册

 浏览型号DS26503的Datasheet PDF文件第2页浏览型号DS26503的Datasheet PDF文件第3页浏览型号DS26503的Datasheet PDF文件第4页浏览型号DS26503的Datasheet PDF文件第5页浏览型号DS26503的Datasheet PDF文件第6页浏览型号DS26503的Datasheet PDF文件第7页 
DS26504  
T1/E1/J1/64KCC BITS Element  
www.maxim-ic.com  
Cꢀ Transmit and Receive T1 BOC SSM Messages  
with Receive Message Change of State and  
Validation Indication  
GENERAL DESCRIPTION  
The DS26504 is a building-integrated timing-supply  
(BITS) clock-recovery element. It also functions as a  
basic T1/E1 transceiver. The receiver portion can  
recover a clock from T1, E1, 64kHz composite clock  
(64KCC), and 6312kHz synchronization timing  
interfaces. In T1 and E1 modes, the Synchronization  
Status Message (SSM) can also be recovered. The  
transmit portion can directly interface to T1, E1, or  
64KCC synchronization interfaces as well as source  
the SSM in T1 and E1 modes. The DS26504 can  
translate between any of the supported inbound  
synchronization clock rates to any supported  
outbound rate. The DS26504 can also accept an 8kHz  
as well as a 19.44MHz reference clock. A separate  
output is provided to source a 6312kHz clock. The  
device is controlled through a parallel, serial, or  
hardware controller port.  
Cꢀ Transmit and Receive E1 Sa(n) Bit SSM  
Messages with Receive Message Change of State  
Indication  
Cꢀ Crystal-Less Jitter Attenuator with Bypass Mode  
for T1 and E1 Operation  
Cꢀ Fully Independent Transmit and Receive  
Functionality  
Cꢀ Internal Software-Selectable Receive and  
Transmit Side Termination for  
75/100/110/120/133Ω  
Cꢀ Monitor Mode for Bridging Applications  
Cꢀ Accepts 16.384MHz, 12.8MHz, 8.192MHz,  
4.096MHz, 2.048MHz, or 1.544MHz Master  
Clock  
Cꢀ 64kHz, 8kHz, and 400Hz Outputs in Composite  
Clock Mode  
Cꢀ 8-Bit Parallel Control Port, Multiplexed or  
Nonmultiplexed, Intel or Motorola  
Cꢀ Serial (SPI) Control Port and Hardware Control  
Mode  
APPLICATIONS  
BITS Timing  
Rate Conversion  
Cꢀ Provides LOS, AIS, and LOF Indications through  
Hardware Output Pins  
FEATURES  
Cꢀ Fast Transmitter Output Disable through Device  
Pin for Protection Switching  
Cꢀ Accepts 8kHz and 19.44MHz References in  
Addition to T1, E1, and 64kHz Composite Clock  
Cꢀ GR378 Composite Clock Compliant  
Cꢀ G.703 2048kHz Synchronization Interface  
Compliant  
Cꢀ IEEE 1149.1 JTAG Boundary Scan  
Cꢀ 3.3V Supply with 5V Tolerant Inputs and  
Outputs  
Cꢀ Pin and Software Compatible with the DS26502  
and DS26503  
Cꢀ G.703 64kHz Option A & B Centralized Clock  
Synchronization Interface Compliant  
Cꢀ G.703 64kHz Japanese Composite Clock  
Synchronization Interface Compliant  
Cꢀ G.703 6312kHz Japanese Synchronization  
Interface Compliant  
ORDERING INFORMATION  
PART  
TEMP RANGE PIN-PACKAGE  
Cꢀ Interfaces to Standard T1/J1 (1.544MHz) and E1  
(2.048MHz)  
DS26504L  
0°C to +70°C  
64 LQFP  
Cꢀ Interface to CMI-Coded T1/J1 and E1  
Cꢀ T1/E1 Transmit Payload Clock Output  
Cꢀ Short- and Long-Haul Line Interface  
DS26504LN -40°C to +85°C 64 LQFP  
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device  
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.  
1 of 128  
REV: 070105  

与DS26503相关器件

型号 品牌 获取价格 描述 数据表
DS26503_07 MAXIM

获取价格

T1/E1/J1 BITS Element
DS26503L DALLAS

获取价格

T1/E1/J1 BITS Element
DS26503L MAXIM

获取价格

T1/E1/J1 BITS Element
DS26503L+ MAXIM

获取价格

Framer, PQFP64, 10 X 10 MM, 1.40 MM HEIGHT, LQFP-64
DS26503LN DALLAS

获取价格

T1/E1/J1 BITS Element
DS26503LN MAXIM

获取价格

T1/E1/J1 BITS Element
DS26503LN+ MAXIM

获取价格

Framer, PQFP64, 10 X 10 MM, 1.40 MM HEIGHT, LQFP-64
DS26504 MAXIM

获取价格

T1/E1/J1/64KCC BITS Element
DS26504_06 MAXIM

获取价格

T1/E1/J1/64KCC BITS Element
DS26504L MAXIM

获取价格

T1/E1/J1/64KCC BITS Element