5秒后页面跳转
DS25BR100 PDF预览

DS25BR100

更新时间: 2024-09-16 03:03:35
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
14页 406K
描述
3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization

DS25BR100 数据手册

 浏览型号DS25BR100的Datasheet PDF文件第2页浏览型号DS25BR100的Datasheet PDF文件第3页浏览型号DS25BR100的Datasheet PDF文件第4页浏览型号DS25BR100的Datasheet PDF文件第5页浏览型号DS25BR100的Datasheet PDF文件第6页浏览型号DS25BR100的Datasheet PDF文件第7页 
November 6, 2007  
DS25BR120  
3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis  
General Description  
Features  
The DS25BR120 is a single channel 3.125 Gbps LVDS buffer  
optimized for high-speed signal transmission over lossy FR-4  
printed circuit board backplanes and balanced metallic ca-  
bles. Fully differential signal paths ensure exceptional signal  
integrity and noise immunity.  
DC - 3.125 Gbps low jitter, high noise immunity, low power  
operation  
Four levels of transmit pre-emphasis drive lossy  
backplanes and cables  
On-chip 100input and output termination minimizes  
insertion and return losses, reduces component count and  
minimizes board space  
The DS25BR120 features four levels of pre-emphasis (PE)  
for use as an optimized driver device. Other LVDS devices  
with similar IO characteristics include the following products.  
The DS25BR110 features four levels of equalization for use  
as an optimized receiver device, while the DS25BR100 fea-  
tures both pre-emphasis and equalization for use as an opti-  
mized repeater device. The DS25BR150 is a buffer/repeater  
with the lowest power consumption and does not feature  
transmit pre-emphasis nor receive equalization.  
7 kV ESD on LVDS I/O pins protects adjoining  
components  
Small 3 mm x 3 mm 8-LLP space saving package  
Applications  
Clock and data buffering  
Wide input common mode range allows the receiver to accept  
signals with LVDS, CML and LVPECL levels; the output levels  
are LVDS. A very small package footprint requires minimal  
space on the board while the flow-through pinout allows easy  
board layout. The differential inputs and outputs are internally  
terminated with a 100resistor to lower device input and out-  
put return losses, reduce component count and further mini-  
mize board space.  
Metallic cable driving  
FR-4 driving  
Typical Application  
30005410  
© 2007 National Semiconductor Corporation  
300054  
www.national.com  

与DS25BR100相关器件

型号 品牌 获取价格 描述 数据表
DS25BR100_0711 NSC

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25BR100_09 NSC

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25BR100TSD NSC

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25BR100TSD/NOPB NSC

获取价格

IC LINE DRIVER, DSO8, 3 X 3 MM, LLP-8, Line Driver or Receiver
DS25BR100TSD/NOPB TI

获取价格

具有发送预加重和接收均衡功能的 3.125Gbps LVDS 缓冲器 | NGQ | 8
DS25BR100TSDX NSC

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25BR100TSDX/NOPB TI

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization 8-WSON -40 to 8
DS25BR101 NSC

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization
DS25BR101 TI

获取价格

具有发送预加重和接收均衡功能的 3.125Gbps LVDS 缓冲器
DS25BR101TSD NSC

获取价格

3.125 Gbps LVDS Buffer with Transmit Pre-Emphasis and Receive Equalization