5秒后页面跳转
DS21372TN PDF预览

DS21372TN

更新时间: 2024-11-24 22:50:47
品牌 Logo 应用领域
达拉斯 - DALLAS 电信集成电路电信电路测试
页数 文件大小 规格书
21页 216K
描述
3.3V Bit Error Rate Tester BERT

DS21372TN 技术参数

是否Rohs认证:不符合生命周期:Transferred
包装说明:TQFP-32Reach Compliance Code:unknown
风险等级:5.7Is Samacsys:N
JESD-30 代码:S-PQFP-G32功能数量:1
端子数量:32最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装形状:SQUARE封装形式:FLATPACK
认证状态:Not Qualified标称供电电压:3.3 V
表面贴装:YES电信集成电路类型:TELECOM CIRCUIT
温度等级:INDUSTRIAL端子形式:GULL WING
端子位置:QUADBase Number Matches:1

DS21372TN 数据手册

 浏览型号DS21372TN的Datasheet PDF文件第2页浏览型号DS21372TN的Datasheet PDF文件第3页浏览型号DS21372TN的Datasheet PDF文件第4页浏览型号DS21372TN的Datasheet PDF文件第5页浏览型号DS21372TN的Datasheet PDF文件第6页浏览型号DS21372TN的Datasheet PDF文件第7页 
DS21372  
3.3V Bit Error Rate Tester (BERT)  
www.dalsemi.com  
PIN ASSIGNMENT  
FEATURES  
Generates/detects digital bit patterns for  
analyzing, evaluating and troubleshooting  
digital communications systems  
Operates at speeds from DC to 20 MHz  
Programmable polynomial length and  
feedback taps for generation of any other  
pseudorandom pattern up to 32 bits in length  
including: 26-1, 29-1, 211-1, 215-1, 220-1, 223-1,  
and 232-1  
32 31 30 29 28 27 26 25  
TL  
AD0  
AD1  
TEST  
VSS  
AD2  
AD3  
AD4  
1
2
3
4
5
6
7
8
24  
23  
22  
21  
20  
19  
18  
17  
RL  
RLOS  
LC  
VSS  
VDD  
INT  
WR(R/W)  
ALE(AS)  
DS21372  
32-PIN TQFP  
Programmable user-defined pattern and  
length for generation of any repetitive pattern  
up to 32 bits in length  
9 10 11 12 13 14 15 16  
Large 32-bit error count and bit count  
registers  
Software programmable bit error insertion  
Fully independent transmit and receive  
sections  
ORDERING INFORMATION  
8-bit parallel control port  
DS21372T  
(00 C to 700 C)  
Detects test patterns with bit error rates up to  
DS21372TN  
(-400 C to +850 C)  
10-2  
DESCRIPTION  
The DS21372 Bit Error Rate Tester (BERT) is a software programmable test pattern generator, receiver,  
and analyzer capable of meeting the most stringent error performance requirements of digital  
transmission facilities. Two categories of test pattern generation (Pseudo-random and Repetitive)  
conform to CCITT/ITU O.151, O.152, O.153, and O.161 standards. The DS21372 operates at clock rates  
ranging from DC to 20 MHz. This wide range of operating frequency allows the DS21372 to be used in  
existing and future test equipment, transmission facilities, switching equipment, multiplexers, DACs,  
Routers, Bridges, CSUs, DSUs, and CPE equipment.  
The DS21372 user-programmable pattern registers provide the unique ability to generate loopback  
patterns required for T1, Fractional-T1, Smart Jack, and other test procedures. Hence the DS21372 can  
initiate the loopback, run the test, check for errors, and finally deactivate the loopback.  
The DS21372 consists of four functional blocks: the pattern generator, pattern detector, error counter, and  
control interface. The DS21372 can be programmed to generate any pseudorandom pattern with length up  
to 232-1 bits (see Table 5, Note 9) or any user programmable bit pattern from 1 to 32 bits in length. Logic  
inputs can be used to configure the DS21372 for applications requiring gap clocking such as Fractional-  
T1, Switched-56, DDS, normal framing requirements, and per-channel test procedures. In addition, the  
DS21372 can insert single or 10-1 to 10-7 bit errors to verify equipment operation and connectivity.  
1 of 21  
050400  

与DS21372TN相关器件

型号 品牌 获取价格 描述 数据表
DS214 ETC

获取价格

Analog IC
DS2141 DALLAS

获取价格

Framer, CMOS, PDIP40,
DS2141A DALLAS

获取价格

T1 Controller
DS2141A MAXIM

获取价格

Framer, CMOS, PDIP40, 0.600 INCH, DIP-40
DS2141AN MAXIM

获取价格

Framer, CMOS, PDIP40, 0.600 INCH, DIP-40
DS2141AN DALLAS

获取价格

Framer, CMOS, PDIP40,
DS2141AQ ETC

获取价格

Framer/Formatter
DS2141AQ/T&R MAXIM

获取价格

Framer, CMOS, PQCC44, PLASTIC, LCC-44
DS2141AQ/T&R+ MAXIM

获取价格

Framer, CMOS, PQCC44, PLASTIC, LCC-44
DS2141AQ+ MAXIM

获取价格

Framer, CMOS, PQCC44, PLASTIC, LCC-44