Preliminary
DS1100L
3-Volt 5-Tap Economy Timing
Element (Delay Line)
www.dalsemi.com
FEATURES
PIN ASSIGNMENT
ꢀ All-silicon timing circuit
ꢀ 5-taps equally spaced
IN
TAP 2
TAP 4
GND
1
2
3
4
8
7
6
5
VCC
ꢀ Delays are stable and precise
ꢀ Both leading and trailing edge accuracy
ꢀ 3V version of the DS1100
ꢀ Low-power CMOS
ꢀ TTL/CMOS-compatible
ꢀ Vapor phase, IR and wave solderable
ꢀ Custom delays available
ꢀ Fast turn prototypes
TAP 1
TAP 3
TAP 5
DS1100M 8-PIN DIP (300 MIL)
DS1100Z 8-PIN SOIC (150 MIL)
DS1100U 8-PIN MICRO-SOP
ꢀ Delays specified over both commercial and
industrial temperature ranges
PIN DESCRIPTION
TAP 1-TAP 5
- TAP Output Number
- +5V
- Ground
VCC
GND
IN
- Input
DESCRIPTION
The DS1100L is a 3-volt version of the DS1100. It is characterized for operation over the range 2.7V to
3.6V.
The DS1100L series delay lines have five equally spaced taps providing delays from 4 ns to 300 ns.
These devices are offered in 8-pin DIPs and surface mount packages to save PC board area. Low cost and
superior reliability over hybrid technology is achieved by the combination of a 100% silicon delay line
and industry standard DIP and SOIC packaging. The DS1100L 5-Tap Silicon Delay Line reproduces the
input logic state at the output after a fixed delay as specified by the extension of the part number after the
dash. The DS1100L is designed to reproduce both leading and trailing edges with equal precision. Each
tap is capable of driving up to ten 74LS loads.
Dallas Semiconductor can customize standard products to meet special needs. For special requests and
rapid delivery, call (972) 371-4348.
1 of 6
102600