5秒后页面跳转
DS1000-175 PDF预览

DS1000-175

更新时间: 2024-01-24 23:51:21
品牌 Logo 应用领域
达拉斯 - DALLAS 延迟线逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
5页 68K
描述
5-Tap Silicon Delay Line

DS1000-175 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:0.300 INCH, DIP-14Reach Compliance Code:unknown
风险等级:5.61Is Samacsys:N
其他特性:BOTH LEADING & TRAILING EDGE ACCURACY; MAX FAN OUT OF 10 74LS LOAD PER OUTPUT系列:CMOS/TTL
输入频率最大值(fmax):3.57143 MHzJESD-30 代码:R-PDIP-T14
JESD-609代码:e0逻辑集成电路类型:SILICON DELAY LINE
功能数量:1抽头/阶步数:5
端子数量:14最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP14,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):75 mA
可编程延迟线:NOProp。Delay @ Nom-Sup:175 ns
认证状态:Not Qualified子类别:Delay Lines
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED总延迟标称(td):175 ns
Base Number Matches:1

DS1000-175 数据手册

 浏览型号DS1000-175的Datasheet PDF文件第2页浏览型号DS1000-175的Datasheet PDF文件第3页浏览型号DS1000-175的Datasheet PDF文件第4页浏览型号DS1000-175的Datasheet PDF文件第5页 
DS1000  
5-Tap Silicon Delay Line  
www.dalsemi.com  
FEATURES  
PIN ASSIGNMENT  
All-silicon time delay  
IN  
1
2
14  
13  
VCC  
NC  
5 taps equally spaced  
1
2
3
4
VCC  
IN  
TAP 2  
TAP 4  
GND  
8
7
NC  
Delays are stable and precise  
Both leading and trailing edge accuracy  
Delay tolerance ±5% or ±2 ns, whichever is  
greater  
TAP 1  
TAP 3  
TAP 5  
NC  
TAP 2  
NC  
3
4
5
6
7
12  
11  
10  
9
TAP 1  
NC  
6
5
TAP 3  
NC  
Low-power CMOS  
DS1000M 8-Pin DIP (300-mil)  
See Mech. Drawings Section  
TAP 4  
GND  
TTL/CMOS-compatible  
Vapor phase, IR and wave solderable  
Custom delays available  
Fast turn prototypes  
Extended temperature range available  
(DS1000-IND)  
8
TAP 5  
1
2
3
4
8
7
VCC  
IN  
TAP 2  
TAP 4  
GND  
DS1000 14-Pin DIP (300-mil)  
See Mech. Drawings Section  
TAP 1  
TAP 3  
TAP 5  
6
5
DS1000Z 8-Pin SOIC (150-mil)  
See Mech. Drawings Section  
PIN DESCRIPTION  
TAP 1-TAP 5 - TAP Output Number  
VCC  
GND  
NC  
- +5 Volts  
- Ground  
- No Connection  
- Input  
IN  
DESCRIPTION  
The DS1000 series delay lines have five equally spaced taps providing delays from 4 ns to 500 ns. These  
devices are offered in a standard 14-pin DIP that is pin-compatible with hybrid delay lines. Alternatively,  
8-pin DIPs and surface mount packages are available to save PC board area. Low cost and superior  
reliability over hybrid technology is achieved by the combination of a 100% silicon delay line and  
industry standard DIP and SOIC packaging. In order to maintain complete pin compatibility, DIP  
packages are available with hybrid lead configurations. The DS1000 series delay lines provide a nominal  
accuracy of ±5% or ±2 ns, whichever is greater. The DS1000 5-Tap Silicon Delay Line reproduces the  
input logic state at the output after a fixed delay as specified by the extension of the part number after the  
dash. The DS1000 is designed to reproduce both leading and trailing edges with equal precision. Each  
tap is capable of driving up to ten 74LS loads. Dallas Semiconductor can customize standard products to  
meet special needs. For special requests and rapid delivery, call 972-371-4348.  
1 of 5  
111799  

与DS1000-175相关器件

型号 品牌 描述 获取价格 数据表
DS1000-175IND ETC Tapped Delay Line

获取价格

DS1000-175-IND DALLAS 暂无描述

获取价格

DS1000-20 DALLAS 5-Tap Silicon Delay Line

获取价格

DS1000-200 DALLAS 5-Tap Silicon Delay Line

获取价格

DS1000-200IND ETC Tapped Delay Line

获取价格

DS1000-200-IND DALLAS Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDIP14,

获取价格