DRV8328
SLVSFF3A – DECEMBER 2021 – REVISED FEBRUARY 2022
DRV8328 4.5 to 60 V Three-phase BLDC Gate Driver
1 Features
3 Description
•
65-V Three Phase Half-Bridge Gate Driver
– Drives 3 High-Side and 3 Low-Side N-Channel
MOSFETs (NMOS)
– 4.5 to 60-V Operating Voltage Range
– Supports 100% PWM Duty Cycle with Trickle
Charge pump
Bootstrap based Gate Driver Architecture
– 1000-mA Maximum Peak Source Current
– 2000-mA Maximum Peak Sink Current
Hardware interface provides simple configuration
The DRV8328 family of devices is an integrated
gate driver for three-phase applications. The devices
provide three half-bridge gate drivers, each capable
of driving high-side and low-side N-channel power
MOSFETs. The device generates the correct gate
drive voltages using in internal charge pump and
enhances the high-side MOSFETs using a bootstrap
circuit. A trickle charge pump is included to support
100% duty cycle. The Gate Drive architecture
supports peak gate drive currents up to 1-A source
and 2-A sink. The DRV8328 can operate from a single
power supply and supports a wide input supply range
of 4.5 to 60 V.
•
•
•
•
Ultra-low power sleep mode <1 uA at 25 C̊
4-ns (typ) propagation delay matching between
phases
•
•
•
•
•
•
•
•
Independent driver shutdown path (DRVOFF)
65-V tolerant wake pin (nSLEEP)
Supports negative transients upto -10-V on SHx
6x and 3x PWM Modes
Supports 3.3-V, and 5-V Logic Inputs
Accurate LDO (AVDD), 3.3 V ±3%, 80 mA
Compact QFN Packages and Footprints
Adjustable VDS overcurrent threshold through
VDSLVL pin
Adjustable deadtime through DT pin
Efficient System Design With Power Blocks
Integrated Protection Features
– PVDD Undervoltage Lockout (PVDDUV)
– GVDD Undervoltage (GVDDUV)
– Bootstrap Undervoltage (BST_UV)
– Overcurrent Protection (VDS_OCP, SEN_OCP)
– Thermal Shutdown (OTSD)
The 6x and 3x PWM modes allow for simple
interfacing to controller circuits. DRV8328C and
DRV8328D variants has integrated accurate 3.3-V
LDO that can be used to power external controller
and can be used as reference for CSA. The
configuration settings for the gate driver and device
are configurable through hardware (H/W) pins.
A low-power sleep mode is provided to achieve
low quiescent current draw by shutting down most
of the internal circuitry. Internal protection functions
are provided for undervoltage lockout, GVDD fault,
MOSFET overcurrent, MOSFET short circuit, and
overtemperature. Fault conditions are indicated on the
nFAULT pin.
•
•
•
Device Information(1)
PART NUMBER
DRV8328ARUY
DRV8328BRUY
DRV8328CRUY(2)
DRV8328DRUY(2)
PACKAGE
BODY SIZE (NOM)
4.00 mm × 4.00 mm
4.00 mm × 4.00 mm
4.00 mm × 4.00 mm
4.00 mm × 4.00 mm
– Fault Condition Indicator (nFAULT)
WQFN (28)
WQFN (28)
WQFN (28)
WQFN (28)
2 Applications
•
•
•
•
•
•
•
•
Brushless-DC (BLDC) Motor Modules and PMSM
Cordless Garden and Power Tools, Lawnmowers
Appliances Fans and Pumps
Servo Drives
E-Bikes, E-Scooters, and E-Mobility
Cordless Vacuum Cleaners
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
(2) Device available for preview only.
4.5- to 60-V (65-V abs max)
LDO out
3.3V up to 80mA
Drones
6x / 3x PWM
PWM input
DRV8328
A
B
C
Industrial & Logistics Robots, and RC Toys
Charge Pump
nSLEEP
Gate Drive
HW
Bootstrap
architecture
MCU
nFAULT
LDO Regulator
Built-in Protec on
DRV8328 Simplified Schematic
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
