5秒后页面跳转
DP8440-40 PDF预览

DP8440-40

更新时间: 2024-02-05 14:15:40
品牌 Logo 应用领域
美国国家半导体 - NSC 驱动器内存控制器
页数 文件大小 规格书
46页 643K
描述
microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver

DP8440-40 数据手册

 浏览型号DP8440-40的Datasheet PDF文件第2页浏览型号DP8440-40的Datasheet PDF文件第3页浏览型号DP8440-40的Datasheet PDF文件第4页浏览型号DP8440-40的Datasheet PDF文件第5页浏览型号DP8440-40的Datasheet PDF文件第6页浏览型号DP8440-40的Datasheet PDF文件第7页 
February 1995  
DP8440-40/DP8440-25/DP8441-40/DP8441-25  
microCMOS Programmable 16/64 Mbit  
Dynamic RAM Controller/Driver  
General Description  
Features  
Y
40 MHz and 25 MHz operation  
The DP8440/41 Dynamic RAM Controllers provide an easy  
interface between dynamic RAM arrays and 8-, 16-, 32- and  
64-bit microprocessors. The DP8440/41 DRAM Controllers  
generate all necessary control and timing signals to suc-  
cessfully interface and design dynamic memory systems.  
With significant enhancements over the DP8420/21/22  
predecessors, the DP8440/41 are suitable for high perform-  
ance memory systems. These controllers support page and  
burst accesses for fast page, static column and nibble  
DRAMs. Refreshes and accesses are arbitrated on chip.  
RAS low time during refresh and RAS precharge time are  
guaranteed by these controllers. Separate precharge coun-  
ters for each RAS output avoid delayed back to back ac-  
cesses due to precharge when using memory interleaving.  
Programmable features make the DP8440/41 DRAM Con-  
trollers flexible enough to fit many memory systems.  
Y
Page detection  
Y
Automatic CPU burst accesses  
Y
Support 1/4/16/64 Mbits DRAMs  
Y
High capacitance drivers for RAS, CAS, WE and Q out-  
puts  
Y
Support for fast page, static column and nibble mode  
DRAMs  
Y
Y
High precision PLL based delay line  
Byte enable for word size up to 32 bits on the DP8440  
or 64 bits on the DP8441  
Y
Y
Y
Y
Y
Y
Automatic Internal Refresh  
Staggered RAS-Only refresh  
Burst and CAS-before-RAS refresh  
Error scrubbing during refresh  
TRI-STATE outputs  
É
Easy interface to all major microprocessors  
Block Diagram  
TL/F/11718–1  
FIGURE 1  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/11718  
RRD-B30M75/Printed in U. S. A.  

与DP8440-40相关器件

型号 品牌 获取价格 描述 数据表
DP8440V ETC

获取价格

DRAM Controller
DP8440V-40 NSC

获取价格

microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP8440VLJ-25 NSC

获取价格

microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP8440VLJ-40 NSC

获取价格

microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver
DP8441 ETC

获取价格

DP84412J ETC

获取价格

DRAM Controller
DP84412J/A+ ETC

获取价格

DRAM Controller
DP84412N ETC

获取价格

DRAM Controller
DP84412N/A+ ETC

获取价格

DRAM Controller
DP84412N/B+ ETC

获取价格

DRAM Controller