5秒后页面跳转
DP84240N PDF预览

DP84240N

更新时间: 2024-10-31 21:55:11
品牌 Logo 应用领域
美国国家半导体 - NSC 驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 142K
描述
TRI-STATE Drivers Which are Designed For Heavy Capacitive Load Applications

DP84240N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:unknown
风险等级:5.83系列:84
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
长度:26.075 mm负载电容(CL):500 pF
逻辑集成电路类型:BUS DRIVER位数:4
功能数量:2端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED最大电源电流(ICC):125 mA
传播延迟(tpd):31 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.62 mm

DP84240N 数据手册

 浏览型号DP84240N的Datasheet PDF文件第2页浏览型号DP84240N的Datasheet PDF文件第3页浏览型号DP84240N的Datasheet PDF文件第4页浏览型号DP84240N的Datasheet PDF文件第5页浏览型号DP84240N的Datasheet PDF文件第6页 
March 1986  
DP84240/DP84244 Octal TRI-STATE MOS Drivers  
É
General Description  
Features  
Y
t
specified with 250 pF and 500 pF loads  
The DP84240 and DP84244 are octal TRI-STATE drivers  
which are designed for heavy capacitive load applications  
such as fast data buffers or as memory address drivers. The  
DP84240 is an inverting driver which is pin-compatible with  
both the 74S240 and AM2965. The DP84244 is a non-in-  
verting driver which is pin-compatible with the 74S244 and  
AM2966. These parts are fabricated using an oxide isolation  
process, for much faster speeds, and are specified for  
250 pF and 500 pF load capacitances.  
pd  
Output specified from 0.8V to 2.7V  
Y
Y
Y
Y
Y
Y
Y
Designed for symmetric rise and fall times at 500 pF  
Outputs glitch free at power up and power down  
PNP inputs reduce DC loading on bus lines  
Low static and dynamic input capacitance  
Low skew times between edges and pins  
AC parameters specified with all outputs switching  
simultaneously  
TRI-STATEÉ is a registered trademark of National Semiconductor Corp.  
Connection Diagram  
Truth Table  
DP84240  
Inputs  
Outputs  
Y
G
H
L
A
X
L
Z
H
L
L
H
e
e
e
e
H
L
High Level  
Low Level  
Don’t Care  
X
Z
High Impedance  
TL/F/5219–1  
Top View  
Order Number DP84240J or DP84240N  
See NS Package Numbers J20A or N20A  
DP84244  
Inputs  
Outputs  
Y
G
H
L
A
X
L
Z
L
L
H
H
TL/F/5219–2  
Top View  
Order Number DP84244J or DP84244N  
See NS Package Numbers J20A or N20A  
C
1995 National Semiconductor Corporation  
TL/F/5219  
RRD-B30M105/Printed in U. S. A.  

与DP84240N相关器件

型号 品牌 获取价格 描述 数据表
DP84240N/A+ ETC

获取价格

TTL-to-MOS Translator
DP84240N/B+ ETC

获取价格

TTL-to-MOS Translator
DP84240V NSC

获取价格

暂无描述
DP84244 NSC

获取价格

TRI-STATE Drivers Which are Designed For Heavy Capacitive Load Applications
DP84244J NSC

获取价格

TRI-STATE Drivers Which are Designed For Heavy Capacitive Load Applications
DP84244J/A+ ETC

获取价格

TTL-to-MOS Translator
DP84244N NSC

获取价格

TRI-STATE Drivers Which are Designed For Heavy Capacitive Load Applications
DP84244N/A+ ETC

获取价格

TTL-to-MOS Translator
DP84244N/B+ ETC

获取价格

TTL-to-MOS Translator
DP84244V NSC

获取价格

暂无描述