5秒后页面跳转
捷配首页

Datasheet > DP83902AVJG
DP83902AVJG PDF预览

DP83902AVJG

更新时间： 2024-02-27 20:25:03
品牌 Logo 应用领域
德州仪器 - TI 时钟局域网数据传输外围集成电路
页数 文件大小 规格书
70页 851K
描述
2 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, PQFP100, 14 X 14 MM, PLASTIC, QFP-100

阅读下载

获取价格

DP83902AVJG 技术参数

生命周期：Obsolete零件包装代码：QFP
包装说明：PLASTIC, QFP-100针数：100
Reach Compliance Code：unknownHTS代码：8542.31.00.01
风险等级：5.8Is Samacsys：N
地址总线宽度：16边界扫描：NO
最大时钟频率：20 MHz数据编码/解码方法：NRZ; BIPH-LEVEL(MANCHESTER)
最大数据传输速率：1.25 MBps外部数据总线宽度：16
JESD-30 代码：S-PQFP-G100长度：14 mm
低功率模式：NO串行 I/O 数：1
端子数量：100最高工作温度：70 °C
最低工作温度：封装主体材料：PLASTIC/EPOXY
封装代码：LFQFP封装形状：SQUARE
封装形式：FLATPACK, LOW PROFILE, FINE PITCH座面最大高度：1.6 mm
最大供电电压：5.25 V最小供电电压：4.75 V
标称供电电压：5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子形式：GULL WING端子节距：0.5 mm
端子位置：QUAD宽度：14 mm
uPs/uCs/外围集成电路类型：SERIAL IO/COMMUNICATION CONTROLLER, LANBase Number Matches：1

DP83902AVJG 数据手册

 浏览型号DP83902AVJG的Datasheet PDF文件第2页浏览型号DP83902AVJG的Datasheet PDF文件第3页浏览型号DP83902AVJG的Datasheet PDF文件第4页浏览型号DP83902AVJG的Datasheet PDF文件第5页浏览型号DP83902AVJG的Datasheet PDF文件第6页浏览型号DP83902AVJG的Datasheet PDF文件第7页 
PRELIMINARY  
November 1995  
DP83902A ST-NICTM  
Serial Network Interface Controller for Twisted Pair  
General Description  
Features  
Y
Single chip solution for IEEE 802.3, 10BASE-T  
The DP83902A Serial Network Interface Controller for  
Twisted Pair (ST-NIC) is a microCMOS VLSI device de-  
signed for easy implementation of CSMA/CD local area net-  
works. These include Ethernet (10BASE5), Thin Ethernet  
(10BASE2) and Twisted-pair Ethernet (10BASE-T). The  
overall ST-NIC solution provides the Media Access Control  
(MAC) and Encode-Decode (ENDEC) with an AUI interface,  
and 10BASE-T transceiver functions in accordance with the  
IEEE 802.3 standards.  
Y
Integrated controller, ENDEC, and transceiver  
Y
Full AUI interface  
Y
No external precision components required  
Y
3 levels of loopback supported  
Transceiver Module  
Y
Integrates transceiver electronics, including:  
Ð Transmitter and receiver  
Ð Collision detect, heartbeat and jabber timer  
Ð Link integrity test  
The DP83902A’s 10BASE-T transceiver fully complies with  
the IEEE standard. This functional block incorporates the  
receiver, transmitter, collision, heartbeat, loopback, jabber,  
and link integrity blocks as defined in the standard. The  
transceiver when combined with equalization resistors,  
transmit/receive filters, and pulse transformers provides a  
complete physical interface from the DP83902A’s ENDEC  
module and the twisted pair medium.  
Y
Link disable and polarity detection/correction  
Y
Integrated smart receive squelch  
Y
Reduced squelch level for extended distance cable op-  
eration (100-pin QFP version)  
ENDEC Module  
Y
10 Mb/s Manchester encoding/decoding, plus clock re-  
covery  
The integrated ENDEC module allows Manchester encod-  
ing and decoding via a differential transceiver and phase  
lock loop decoder at 10 Mbit/sec. Also included are colli-  
sion detect translator and diagnostic loopback capability.  
The ENDEC module interfaces directly to the transceiver  
module, and also provides a fully IEEE compliant AUI (At-  
tachment Unit Interface) for connection to other media  
Y
Transmitter half or full step mode  
Y
Squelch on receive and collision pairs  
Y
Lock time 5 bits typical  
Y
g
Decodes Manchester data with up to 18 ns jitter  
MAC/Controller Module  
Y
100% DP8390 software/hardware compatible  
transceivers.  
(Continued)  
Y
Dual 16-bit DMA channels  
Y
16-byte internal FIFO  
Y
Efficient buffer management implementation  
Y
Independent system and network clocks  
Y
Supports physical, multicast and broadcast address fil-  
tering  
Y
Network statistics storage  
1.0 System Diagram  
Station or DTE  
TL/F/11157–1  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
ST-NICTM is a trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/11157  
RRD-B30M115/Printed in U. S. A.  
1234567...70

下载PDF

与DP83902AVJG相关器件

型号 品牌 描述 获取价格 数据表
DP83902AVJG/NOPB TI IC 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP100, 14 X 14 MM, PLASTIC, QFP

获取价格
DP83902AVLC NSC ST-NICTM Serial Network Interface Controller for Twisted Pair

获取价格
DP83902AVLJ TI 2 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, PQFP100, 14 X 20 MM, EIAJ, PLASTIC, Q

获取价格
DP83902AVLJ NSC ST-NICTM Serial Network Interface Controller for Twisted Pair

获取价格
DP83902AVLJ/NOPB TI 2 CHANNEL(S), 10Mbps, LOCAL AREA NETWORK CONTROLLER, PQFP100, 14 X 20 MM, EIAJ, PLASTIC, Q

获取价格
DP83902V ETC LAN Node Controller

获取价格

与DP83902AVJG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证