Datasheet > DMMT5551S

DMMT5551S

更新时间： 2024-09-29 21:53:59

品牌	Logo	应用领域
美台 - DIODES		晶体晶体管
页数	文件大小	规格书
3页	74K
描述
MATCHED NPN SMALL SIGNAL SURFACE MOUNT TRANSISTOR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DMMT5551S 数据手册

SPICE MODEL: DMMT5551

DMMT5551/DMMT5551S

MATCHED NPN SMALL SIGNAL SURFACE MOUNT

TRANSISTOR

Features

Epitaxial Planar Die Construction

Complementary PNP Type Available (DMMT5401)

Ideal for Medium Power Amplification and Switching

Intrinsically Matched NPN Pair (Note 1)

SOT-26

Dim Min Max Typ

2% Matched Tolerance, h_FE, V_CE(SAT), V_BE(SAT)

1% Matched Tolerance, Available (Note 2)

0.35 0.50 0.38

1.50 1.70 1.60

2.70 3.00 2.80

Available in Lead Free/RoHS Compliant Version (Note 5)

0.95

0.55

Mechanical Data

2.90 3.10 3.00

0.013 0.10 0.05

1.00 1.30 1.10

0.35 0.55 0.40

0.10 0.20 0.15

Case: SOT-26

Case Material: Molded Plastic. UL Flammability

Classification Rating 94V-0

Moisture Sensitivity: Level 1 per J-STD-020C

Terminal Connections: See Diagram

E₂

C₂

E₁

C₂

C₁

Terminals: Solderable per MIL-STD-202, Method 208

0°

8°

Also Available in Lead Free Plating (Matte Tin Finish

annealed over Copper leadframe). Please see Ordering

Information, Note 9, on Page 2

All Dimensions in mm

B₁

E₂

B₂

C₁

B₁

B₂

Marking (See Page 2): K4R & K4T

Ordering & Date Code Information: See Page 2

Weight: 0.006 grams (approx.)

DMMT5551S

(K4T Marking Code)

DMMT5551

(K4R Marking Code)

@ T_A= 25°C unless otherwise specified

Characteristic

Maximum Ratings

Symbol

V_CBO

V_CEO

V_EBO

I_C

Value

180

Unit

Collector-Base Voltage

Collector-Emitter Voltage

160

Emitter-Base Voltage

6.0

Collector Current - Continuous (Note 3)

Power Dissipation (Note 3, 4)

200

K/W

°C

P_d

300

R_qJA

Thermal Resistance, Junction to Ambient (Note 3)

Operating and Storage and Temperature Range

417

T_j, T_STG

-55 to +150

Notes: 1. Built with adjacent die from a single wafer.

2. Contact the Diodes, Inc. Sales department.

3. Device mounted on FR-4 PCB, 1 inch x 0.85 inch x 0.062 inch; pad layout as shown on Diodes Inc. suggested pad layout

document AP02001, which can be found on our website at http://www.diodes.com/datasheets/ap02001.pdf.

4. Maximum combined dissipation.

5. No purposefully added lead.

DS30436 Rev. 4 - 2

1 of 3

DMMT5551/DMMT5551S

www.diodes.com

ã Diodes Incorporated

12 3

中文翻译

下载PDF

与DMMT5551S相关器件

型号	品牌	获取价格	描述	数据表
DMMT5551S-7	DIODES	获取价格	MATCHED NPN SMALL SIGNAL SURFACE MOUNT TRANSISTOR
DMMT5551S-7-F	DIODES	获取价格	MATCHED NPN SMALL SIGNAL SURFACE MOUNT TRANSISTOR
DMMT5551-T	MCC	获取价格	Transistor
DMMT5551-TP	MCC	获取价格	Plastic-Encapsulate Transistors
DMM-XX-R-N-P-MT-V0	ADAM-TECH	获取价格	2
DMM-XX-S-N-P1-V0	ADAM-TECH	获取价格	2
DMM-XX-S-N-P1-V0-HT	ADAM-TECH	获取价格	2
DMM-XX-S-N-P-V0	ADAM-TECH	获取价格	2
DMN100	DIODES	获取价格	N-CHANNEL ENHANCEMENT MODE FIELD EFFECT TRANSISTOR
DMN100	TYSEMI	获取价格	N-CHANNEL ENHANCEMENT MODE MOSFET ESD Protected Gate