5秒后页面跳转
DM81LS97AN PDF预览

DM81LS97AN

更新时间: 2024-11-25 22:29:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 74K
描述
3-STATE Octal Buffer

DM81LS97AN 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP20,.3
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.64
Is Samacsys:N控制类型:ENABLE LOW
系列:LSJESD-30 代码:R-PDIP-T20
JESD-609代码:e0长度:26.075 mm
逻辑集成电路类型:BUS DRIVER最大I(ol):0.012 A
位数:8功能数量:1
端口数量:2端子数量:20
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):26 mA
Prop。Delay @ Nom-Sup:28 ns传播延迟(tpd):40 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:7.62 mmBase Number Matches:1

DM81LS97AN 数据手册

 浏览型号DM81LS97AN的Datasheet PDF文件第2页浏览型号DM81LS97AN的Datasheet PDF文件第3页浏览型号DM81LS97AN的Datasheet PDF文件第4页浏览型号DM81LS97AN的Datasheet PDF文件第5页浏览型号DM81LS97AN的Datasheet PDF文件第6页浏览型号DM81LS97AN的Datasheet PDF文件第7页 
September 1991  
Revised May 1999  
DM81LS95A • DM81LS96A • DM81LS97A  
3-STATE Octal Buffer  
General Description  
Features  
Typical power dissipation  
DM81LS95A, DM81LS97A  
DM81LS96A  
These devices provide eight, two-input buffers in each  
package. All employ low-power-Schottky TTL technology.  
One of the two inputs to each buffer is used as a control  
line to gate the output into the high-impedance state, while  
the other input passes the data through the buffer. The  
DM81LS95A and DM81LS97A present true data at the out-  
puts, while the DM81LS96A is inverting. On the  
DM81LS95A and DM81LS96A versions, all eight 3-STATE  
enable lines are common, with access through a 2-input  
NOR gate. On the DM81LS97A version, four buffers are  
enabled from one common line, and the other four buffers  
are enabled form another common line. In all cases the  
outputs are placed in the 3-STATE condition by applying a  
high logic level to the enable pins.  
80 mW  
65 mW  
Typical propagation delay  
DM81LS95A, DM81LS97A  
DM81LS96A  
15 ns  
10 ns  
Low power-Schottky, 3-STATE technology  
Ordering Code:  
Order Number Package Number  
Package Description  
DM81LS95AWM  
DM81LS95AN  
DM81LS96AWM  
DM81LS96AN  
DM81LS97AN  
M20B  
N20A  
M20B  
N20A  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Pin Descriptions  
DM81LS95A and DM92LS96A  
Pin Names Descriptions  
A1–A8  
Y1–Y8  
Inputs  
Outputs  
Active LOW Output Enables (Note 1)  
G1–G2  
Note 1: Both G1 and G2 must be LOW for outputs to be enabled.  
DM81LS97A  
Pin Names  
A1–A8  
Descriptions  
Inputs  
Y1–Y8  
Outputs  
Active LOW Output Enable (Y1–Y4)  
Active LOW Output Enable (Y5–Y8)  
G1  
G2  
© 1999 Fairchild Semiconductor Corporation  
DS006435  
www.fairchildsemi.com  

与DM81LS97AN相关器件

型号 品牌 获取价格 描述 数据表
DM81LS97AN/A+ TI

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,PLASTIC
DM81LS97AN/B+ NSC

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,PLASTIC
DM81LS97AN/B+ TI

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,PLASTIC
DM81LS97AWM NSC

获取价格

TRI-STATE Octal Buffer
DM81LS97J AMD

获取价格

Three-State Octal Buffers
DM81LS97J TI

获取价格

暂无描述
DM81LS97J/A+ ETC

获取价格

Dual 4-Bit Non-Inverting Buffer/Driver
DM81LS97N TI

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,PLASTIC
DM81LS97N AMD

获取价格

Three-State Octal Buffers
DM81LS97N/A+ TI

获取价格

IC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,PLASTIC