Datasheet > 逻辑 > 栅极> DM74S11

DM74S11

更新时间： 2024-11-25 22:54:35

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

DM74S11 数据手册

August 1986

Revised April 2000

DM74S11

Triple 3-Input AND Gate

General Description

This device contains three independent gates each of

which performs the logic AND function.

Ordering Code:

Order Number Package Number

Package Description

DM74S11N

N14A

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram

Function Table

Y = ABC

Inputs

Output

H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

DS006447

www.fairchildsemi.com

12 3

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
DM74S112	FAIRCHILD	获取价格	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complement
DM74S112J	ETC	获取价格	J-K-Type Flip-Flop
DM74S112J/A+	ETC	获取价格	J-K-Type Flip-Flop
DM74S112M	ETC	获取价格	J-K-Type Flip-Flop
DM74S112N	ETC	获取价格	J-K-Type Flip-Flop
DM74S112N/A+	ETC	获取价格	J-K-Type Flip-Flop
DM74S112N/B+	ETC	获取价格	J-K-Type Flip-Flop
DM74S113N	TI	获取价格	S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLASTI
DM74S113N/A+	ETC	获取价格	J-K-Type Flip-Flop
DM74S113N/B+	ETC	获取价格	J-K-Type Flip-Flop