5秒后页面跳转
DM74LS468WM PDF预览

DM74LS468WM

更新时间: 2024-11-27 22:19:59
品牌 Logo 应用领域
美国国家半导体 - NSC 总线驱动器总线收发器逻辑集成电路光电二极管输出元件输入元件
页数 文件大小 规格书
6页 120K
描述
TRI-STATE Octal Buffer

DM74LS468WM 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:PLASTIC, SOP-20Reach Compliance Code:unknown
风险等级:5.63Is Samacsys:N
其他特性:OUTPUT ENABLE GATED WITH DATA INPUT控制类型:ENABLE LOW
系列:LSJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
负载电容(CL):150 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:INVERTED封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP20,.4
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):21 mAProp。Delay @ Nom-Sup:17 ns
传播延迟(tpd):30 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7.5 mm
Base Number Matches:1

DM74LS468WM 数据手册

 浏览型号DM74LS468WM的Datasheet PDF文件第2页浏览型号DM74LS468WM的Datasheet PDF文件第3页浏览型号DM74LS468WM的Datasheet PDF文件第4页浏览型号DM74LS468WM的Datasheet PDF文件第5页浏览型号DM74LS468WM的Datasheet PDF文件第6页 
September 1991  
DM74LS465 (DM81LS95A)/DM74LS466 (DM81LS96A)/  
DM74LS467 (DM81LS97A)/DM74LS468 (DM81LS98A)  
TRI-STATE Octal Buffer  
É
General Description  
These devices provide eight, two-input buffers in each pack-  
age. All employ the newest low-power-Schottky TTL tech-  
nology. One of the two inputs to each buffer is used as a  
control line to gate the output into the high-impedance  
state, while the other input passes the data through the buff-  
er. The ’LS465 and ’LS467 present true data at the outputs,  
while the ’LS466 and ’LS468 are inverting. On the ’LS465  
and ’LS466 versions, all eight TRI-STATE enable lines are  
common, with access through a 2-input NOR gate. On the  
’LS467 and ’LS468 versions, four buffers are enabled from  
one common line, and the other four buffers are enabled  
from another common line. In all cases the outputs are  
placed in the TRI-STATE condition by applying a high logic  
level to the enable pins. These devices represent octal, low  
power-Schottky versions of the very popular DM54/74365,  
366, 367, and 368 (DM8095, 96, 97, and 98) TRI-STATE  
hex buffers.  
Features  
Y
Octal versions of popular DM74365, 366, 367, and 368  
(DM8095, 96, 97 and 98)  
Y
Typical power dissipation  
LS465, 467, (LS95A, 97A) 80 mW  
LS466, 468, (LS96A, 98A) 65 mW  
Y
Typical propagation delay  
LS465, 467 (LS95A, 97A) 15 ns  
LS466, 468 (LS96A, 98A) 10 ns  
Y
Low power-Schottky, TRI-STATE technology  
Connection Diagrams  
Dual-In-Line Packages  
TL/F/6435–1  
TL/F/6435–2  
TL/F/6435–4  
TL/F/6435–3  
Order Numbers DM74LS465WM/DM81LS95AWM, DM74LS465N/DM81LS95AN,  
DM74LS466WM/DM81LS96AWM, DM74LS466N/DM81LS96AN,  
DM74LS467WM/DM81LS97AWM, DM74LS467N/DM81LS97AN,  
DM74LS468WM/DM81LS98AWM or DM74LS468N/DM81LS98AN  
See NS Package Number M20B or N20A  
TRI-STATEÉ is a registered trademark of National Semiconductor Corporation.  
C
1995 National Semiconductor Corporation  
TL/F/6435  
RRD-B30M105/Printed in U. S. A.  

与DM74LS468WM相关器件

型号 品牌 获取价格 描述 数据表
DM74LS469 FAIRCHILD

获取价格

8-Bit Up/Down Counter
DM74LS469AJ ETC

获取价格

Synchronous Up/Down Counter
DM74LS469AN ETC

获取价格

Synchronous Up/Down Counter
DM74LS469AV ETC

获取价格

Register File
DM74LS469J NSC

获取价格

DM54LS469/DM74LS469 8-Bit Up/Down Counter
DM74LS469J/A+ ETC

获取价格

Synchronous Up/Down Counter
DM74LS469J/B+ ETC

获取价格

Synchronous Up/Down Counter
DM74LS469N NSC

获取价格

DM54LS469/DM74LS469 8-Bit Up/Down Counter
DM74LS469N/A+ ETC

获取价格

Synchronous Up/Down Counter
DM74LS469N/B+ ETC

获取价格

Synchronous Up/Down Counter