5秒后页面跳转
DM74LS461N PDF预览

DM74LS461N

更新时间: 2024-11-27 23:00:43
品牌 Logo 应用领域
美国国家半导体 - NSC 计数器触发器逻辑集成电路光电二极管输出元件输入元件
页数 文件大小 规格书
4页 123K
描述
Octal Counter

DM74LS461N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP24,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.82
Is Samacsys:N其他特性:TCO OUTPUT; COUNT ENABLE INPUT
计数方向:UP系列:LS
JESD-30 代码:R-PDIP-T24JESD-609代码:e0
长度:31.915 mm负载电容(CL):50 pF
负载/预设输入:YES逻辑集成电路类型:BINARY COUNTER
最大频率@ Nom-Sup:12500000 Hz工作模式:SYNCHRONOUS
位数:8功能数量:1
端子数量:24最高工作温度:75 °C
最低工作温度:输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装等效代码:DIP24,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
最大电源电流(ICC):180 mA传播延迟(tpd):30 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Counters最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:TTL
温度等级:COMMERCIAL EXTENDED端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:12.5 MHzBase Number Matches:1

DM74LS461N 数据手册

 浏览型号DM74LS461N的Datasheet PDF文件第2页浏览型号DM74LS461N的Datasheet PDF文件第3页浏览型号DM74LS461N的Datasheet PDF文件第4页 
July 1989  
DM54LS461/DM74LS461 Octal Counter  
General Description  
The LS461 is an 8-bit synchronous counter with parallel  
Two or more LS461 octal counters may be cascaded to  
provide larger counters. The operation codes were chosen  
load, clear, and hold capability. Two function select inputs  
(I , I ) provide one of four operations which occur synchro-  
such that when I is HIGH, I may be used to select be-  
1 0  
tween LOAD and INCREMENT as in a program counter  
(JUMP/INCREMENT).  
0
1
nously on the rising edge of the clock (CK).  
The LOAD operation loads the inputs (D D ) into the out-  
7
0
put register (Q Q ). The CLEAR operation resets the out-  
7
0
Features/Benefits  
Y
put register to all LOWs. The HOLD operation holds the  
previous value regardless of clock transitions. The INCRE-  
MENT operation adds one to the output register when the  
Octal counter for microprogram-counter, DMA controller  
and general purpose counting applications  
e
carry-in input is TRUE (CI  
is a HOLD. The carry-out (CO) is TRUE (CO  
the output register (Q Q ) is all HIGHs, otherwise FALSE  
LOW), otherwise the operation  
Y
8 bits match byte boundaries  
e
LOW) when  
Y
Bus-structured pinout  
7
0
Y
24-pin Skinny Dip saves space  
e
(CO  
HIGH).  
Y
TRI-STATE outputs drive bus lines  
É
Low current PNP inputs reduce loading  
The output register (Q Q ) is enabled when OE is LOW,  
0
7
Y
and disabled (HI-Z) when OE is HIGH. The output drivers  
will sink the 24 mA required for many bus interface stand-  
ards.  
Y
Expandable in 8-bit increments  
Connection Diagram  
Standard Test Load  
Top View  
TL/L/8334–2  
TL/L/8334–1  
Order Number DM54LS461J,  
DM74LS461J or DM74LS461N  
See NS Package Number J24F or N24C  
Function Table  
OE CK I1 I0 CI D7D0 Q7Q0  
Operation  
H
L
L
L
L
L
X
X
L
X
L
X
X
X
X
H
L
X
X
X
D
X
X
Z
L
HI-Z  
CLEAR  
HOLD  
LOAD  
HOLD  
u
u
u
u
u
L
H
L
Q
D
Q
H
H
H
H
H
Q plus 1 INCREMENT  
TRI-STATEÉ is a registered trademark of National Semiconductor Corp.  
C
1995 National Semiconductor Corporation  
TL/L/8334  
RRD-B30M115/Printed in U. S. A.  

与DM74LS461N相关器件

型号 品牌 获取价格 描述 数据表
DM74LS461N/A+ ETC

获取价格

Synchronous Up Counter
DM74LS461N/B+ ETC

获取价格

Synchronous Up Counter
DM74LS465 NSC

获取价格

TRI-STATE Octal Buffer
DM74LS465J NSC

获取价格

IC,BUFFER/DRIVER,SINGLE,8-BIT,LS-TTL,DIP,20PIN,CERAMIC
DM74LS465J TI

获取价格

IC,BUFFER/DRIVER,SINGLE,8-BIT,LS-TTL,DIP,20PIN,CERAMIC
DM74LS465J/A+ ETC

获取价格

8-Bit Non-Inverting Buffer/Driver
DM74LS465N NSC

获取价格

TRI-STATE Octal Buffer
DM74LS465N/A+ ETC

获取价格

8-Bit Non-Inverting Buffer/Driver
DM74LS465N/B+ ETC

获取价格

8-Bit Non-Inverting Buffer/Driver
DM74LS465WM NSC

获取价格

TRI-STATE Octal Buffer