5秒后页面跳转
DM74LS279N PDF预览

DM74LS279N

更新时间: 2024-09-15 23:00:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD /
页数 文件大小 规格书
4页 51K
描述
Quad S-R Latch

DM74LS279N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP16,.3
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.42
其他特性:WITH DUAL S INPUT FOR TWO FUNCTIONS系列:LS
JESD-30 代码:R-PDIP-T16JESD-609代码:e0
长度:19.305 mm逻辑集成电路类型:R-S LATCH
最大I(ol):0.008 A位数:2
功能数量:4端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
最大电源电流(ICC):7 mAProp。Delay @ Nom-Sup:33 ns
传播延迟(tpd):33 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:LOW LEVEL
宽度:7.62 mmBase Number Matches:1

DM74LS279N 数据手册

 浏览型号DM74LS279N的Datasheet PDF文件第2页浏览型号DM74LS279N的Datasheet PDF文件第3页浏览型号DM74LS279N的Datasheet PDF文件第4页 
August 1986  
Revised March 2000  
DM74LS279  
Quad S-R Latch  
General Description  
The DM74LS279 consists of four individual and indepen-  
dent Set-Reset Latches with active low inputs. Two of the  
four latches have an additional S input ANDed with the pri-  
mary S input. A LOW on any S input while the R input is  
HIGH will be stored in the latch and appear on the corre-  
sponding Q output as a HIGH. A LOW on the R input while  
the S input is HIGH will clear the Q output to a LOW. Simul-  
taneous transition of the R and S inputs from LOW-to-  
HIGH will cause the Q output to be indeterminate. Both  
inputs are voltage level triggered and are not affected by  
transition time of the input data.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS279M  
DM74LS279N  
M16A  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
S (Note 1)  
Output  
R
L
Q
L
L
H (Note 2)  
H
L
H
L
H
H
H
Q0  
H = HIGH Level  
L = LOW Level  
Q
= The Level of Q before the indicated input conditions were established.  
0
Note 1: For latches with double S inputs:  
H = both S inputs HIGH  
L = one or both S inputs LOW  
Note 2: This output level is pseudo stable; that is, it may not persist when  
the S and R inputs return to their inactive (HIGH) level.  
© 2000 Fairchild Semiconductor Corporation  
DS006420  
www.fairchildsemi.com  

DM74LS279N 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS279ANE4 TI

类似代替

四路 /S-/R 锁存器 | N | 16 | 0 to 70
SN74LS279AN TI

类似代替

QUADRUPLE S-R LATCHES

与DM74LS279N相关器件

型号 品牌 获取价格 描述 数据表
DM74LS279N/A+ NSC

获取价格

IC,LATCH,QUAD,1-BIT,LS-TTL,DIP,16PIN,PLASTIC
DM74LS279N/B+ NSC

获取价格

IC,LATCH,QUAD,1-BIT,LS-TTL,DIP,16PIN,PLASTIC
DM74LS27J ETC

获取价格

Triple 3-input NOR Gate
DM74LS27J/A+ ETC

获取价格

Triple 3-input NOR Gate
DM74LS27M FAIRCHILD

获取价格

Triple 3-Input NOR Gate
DM74LS27M NSC

获取价格

TRIPLE 3-INPUT NOR GATES
DM74LS27MX FAIRCHILD

获取价格

Triple 3-input NOR Gate
DM74LS27N NSC

获取价格

TRIPLE 3-INPUT NOR GATES
DM74LS27N FAIRCHILD

获取价格

Triple 3-Input NOR Gate
DM74LS27N/A+ ETC

获取价格

Triple 3-input NOR Gate