5秒后页面跳转
DM74LS125ASJX PDF预览

DM74LS125ASJX

更新时间: 2024-09-20 23:47:39
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 驱动器
页数 文件大小 规格书
5页 65K
描述
4-Bit Buffer/Driver

DM74LS125ASJX 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.3
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.32
控制类型:ENABLE LOW系列:LS
JESD-30 代码:R-PDSO-G14JESD-609代码:e0
长度:10.2 mm逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A位数:1
功能数量:4端口数量:2
端子数量:14最高工作温度:70 °C
最低工作温度:输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):20 mA
Prop。Delay @ Nom-Sup:18 ns传播延迟(tpd):22 ns
认证状态:Not Qualified座面最大高度:2.1 mm
子类别:Bus Driver/Transceivers最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.3 mmBase Number Matches:1

DM74LS125ASJX 数据手册

 浏览型号DM74LS125ASJX的Datasheet PDF文件第2页浏览型号DM74LS125ASJX的Datasheet PDF文件第3页浏览型号DM74LS125ASJX的Datasheet PDF文件第4页浏览型号DM74LS125ASJX的Datasheet PDF文件第5页 
August 1986  
Revised March 2000  
DM74LS125A  
Quad 3-STATE Buffer  
General Description  
This device contains four independent gates each of which  
performs a non-inverting buffer function. The outputs have  
the 3-STATE feature. When enabled, the outputs exhibit  
the low impedance characteristics of a standard LS output  
with additional drive capability to permit the driving of bus  
lines without external resistors. When disabled, both the  
output transistors are turned off presenting a high-imped-  
ance state to the bus line. Thus the output will act neither  
as a significant load nor as a driver. To minimize the possi-  
bility that two outputs will attempt to take a common bus to  
opposite logic levels, the disable time is shorter than the  
enable time of the outputs.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS125AM  
DM74LS125ASJ  
DM74LS125AN  
M14A  
M14D  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Y = A  
Inputs  
Output  
A
L
C
L
Y
L
H
X
L
H
H
Hi-Z  
H = HIGH Logic Level  
L = LOW Logic Level  
X = Either LOW or HIGH Logic Level  
Hi-Z = 3-STATE (Outputs are disabled)  
© 2000 Fairchild Semiconductor Corporation  
DS006387  
www.fairchildsemi.com  

与DM74LS125ASJX相关器件

型号 品牌 获取价格 描述 数据表
DM74LS125J/A+ ETC

获取价格

4-Bit Buffer/Driver
DM74LS125N/A+ ETC

获取价格

4-Bit Buffer/Driver
DM74LS125N/B+ ETC

获取价格

4-Bit Buffer/Driver
DM74LS126A NSC

获取价格

QUAD TRI-STATE BUFFERS
DM74LS126A FAIRCHILD

获取价格

Quad 3-STATE Buffer
DM74LS126ACW FAIRCHILD

获取价格

Bus Driver, LS Series, 4-Func, 1-Bit, True Output, TTL, WAFER
DM74LS126AJ/A+ ETC

获取价格

4-Bit Buffer/Driver
DM74LS126AM NSC

获取价格

QUAD TRI-STATE BUFFERS
DM74LS126AM FAIRCHILD

获取价格

Quad 3-STATE Buffer
DM74LS126AMX FAIRCHILD

获取价格

4-Bit Buffer/Driver