5秒后页面跳转
DM74LS09M PDF预览

DM74LS09M

更新时间: 2024-11-03 23:00:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 栅极触发器逻辑集成电路光电二极管
页数 文件大小 规格书
4页 51K
描述
Quad 2-Input AND Gates with Open-Collector Outputs

DM74LS09M 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP14,.25
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.36
系列:LSJESD-30 代码:R-PDSO-G14
JESD-609代码:e0长度:8.65 mm
逻辑集成电路类型:AND GATE最大I(ol):0.008 A
功能数量:4输入次数:2
端子数量:14最高工作温度:70 °C
最低工作温度:输出特性:OPEN-COLLECTOR
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):8.8 mA
Prop。Delay @ Nom-Sup:45 ns传播延迟(tpd):27 ns
认证状态:Not Qualified施密特触发器:NO
座面最大高度:1.75 mm子类别:Gates
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3.9 mm
Base Number Matches:1

DM74LS09M 数据手册

 浏览型号DM74LS09M的Datasheet PDF文件第2页浏览型号DM74LS09M的Datasheet PDF文件第3页浏览型号DM74LS09M的Datasheet PDF文件第4页 
August 1986  
Revised March 2000  
DM74LS09  
Quad 2-Input AND Gates with Open-Collector Outputs  
General Description  
Pull-Up Resistor Equations  
This device contains four independent gates each of which  
performs the logic AND function. The open-collector out-  
puts require external pull-up resistors for proper logical  
operation.  
Where:  
N1 (IOH) = total maximum output high current  
for all outputs tied to pull-up resistor  
N2 (IIH) = total maximum input high current for  
all inputs tied to pull-up resistor  
N3 (IIL) = total maximum input low current for  
all inputs tied to pull-up resistor  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS09M  
DM74LS09N  
M14A  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel.  
Connection Diagram  
Function Table  
Y = AB  
Inputs  
Output  
A
L
B
L
Y
L
L
H
L
L
H
H
L
H
H
H = HIGH Logic Level  
L = LOW Logic Level  
© 2000 Fairchild Semiconductor Corporation  
DS006348  
www.fairchildsemi.com  

DM74LS09M 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS09DR TI

类似代替

QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS
SN74LS09D TI

类似代替

QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

与DM74LS09M相关器件

型号 品牌 获取价格 描述 数据表
DM74LS09MX FAIRCHILD

获取价格

Quad 2-input AND Gate
DM74LS09N FAIRCHILD

获取价格

Quad 2-Input AND Gates with Open-Collector Outputs
DM74LS09N NSC

获取价格

QUAD 2-INPUT AND GATES WITH OPEN-COLLECTOR OUTPUTS
DM74LS09N/A+ ETC

获取价格

Quad 2-input AND Gate
DM74LS09N/B+ ETC

获取价格

Quad 2-input AND Gate
DM74LS10 FAIRCHILD

获取价格

Triple 3-Input NAND Gate
DM74LS10 NSC

获取价格

Triple 3-Input NAND Gates
DM74LS107A NSC

获取价格

Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Out
DM74LS107AM NSC

获取价格

Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Out
DM74LS107AN NSC

获取价格

Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Out