5秒后页面跳转
DM74ALS174SJX PDF预览

DM74ALS174SJX

更新时间: 2024-11-26 23:47:27
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 76K
描述
Hex D-Type Flip-Flop

DM74ALS174SJX 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.3
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.52
Is Samacsys:N系列:ALS
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:10.2 mm逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:50000000 Hz最大I(ol):0.008 A
湿度敏感等级:1位数:1
功能数量:6端子数量:16
最高工作温度:70 °C最低工作温度:
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:5 V最大电源电流(ICC):19 mA
传播延迟(tpd):17 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:50 MHz
Base Number Matches:1

DM74ALS174SJX 数据手册

 浏览型号DM74ALS174SJX的Datasheet PDF文件第2页浏览型号DM74ALS174SJX的Datasheet PDF文件第3页浏览型号DM74ALS174SJX的Datasheet PDF文件第4页浏览型号DM74ALS174SJX的Datasheet PDF文件第5页浏览型号DM74ALS174SJX的Datasheet PDF文件第6页浏览型号DM74ALS174SJX的Datasheet PDF文件第7页 
September 1986  
Revised February 2000  
DM74ALS174 • DM74ALS175  
Hex/Quad D-Type Flip-Flops with Clear  
General Description  
Features  
These positive-edge-triggered flip-flops utilize TTL circuitry  
to implement D-type flip-flop logic. Both have an asynchro-  
nous clear input, and the quad (DM74ALS175) version fea-  
tures complementary outputs from each flip-flop.  
Advanced oxide-isolated ion-implanted Schottky TTL  
process  
Pin and functional compatible with LS family counterpart  
Typical clock frequency maximum is 80 MHz  
Information at the D inputs meeting the setup time require-  
ments is transferred to the Q outputs on the positive-going  
edge of the clock pulse. Clock triggering occurs at a partic-  
ular voltage level and is not directly related to the transition  
time of the positive-going pulse. When the clock input is at  
either the HIGH or LOW level, the D input signal has no  
effect at the output.  
Switching performance guaranteed over full temperature  
and VCC supply range  
Ordering Code:  
Ordering Code Package Number  
Package Description  
DM74ALS174M  
DM74ALS174SJ  
DM74ALS174N  
DM74ALS175M  
DM74ALS175SJ  
DM74ALS175N  
M16A  
M16D  
N16E  
M16A  
M16D  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagrams  
DM74ALS174  
DM74ALS175  
© 2000 Fairchild Semiconductor Corporation  
DS006112  
www.fairchildsemi.com  

与DM74ALS174SJX相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS175 FAIRCHILD

获取价格

Hex/Quad D-Type Flip-Flops with Clear
DM74ALS175J TI

获取价格

IC,FLIP-FLOP,QUAD,D TYPE,ALS-TTL,DIP,16PIN,CERAMIC
DM74ALS175J/A+ ETC

获取价格

Quad D-Type Flip-Flop
DM74ALS175M FAIRCHILD

获取价格

Hex/Quad D-Type Flip-Flops with Clear
DM74ALS175M/A+ ETC

获取价格

Quad D-Type Flip-Flop
DM74ALS175M/B+ ETC

获取价格

Quad D-Type Flip-Flop
DM74ALS175M_NL FAIRCHILD

获取价格

暂无描述
DM74ALS175MX FAIRCHILD

获取价格

Quad D-Type Flip-Flop
DM74ALS175MX_NL FAIRCHILD

获取价格

D Flip-Flop, ALS Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, TTL
DM74ALS175N FAIRCHILD

获取价格

Hex/Quad D-Type Flip-Flops with Clear