5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> DM74ALS165N
DM74ALS165N PDF预览

DM74ALS165N

更新时间： 2024-09-14 22:56:47
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 移位寄存器触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 67K
描述
8-Bit Parallel In/Serial Out Shift Register

阅读下载

中文翻译

获取价格

DM74ALS165N 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：DIP包装说明：DIP, DIP16,.3
针数：16Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.61
其他特性：CLOCK INHIBIT计数方向：RIGHT
系列：ALSJESD-30 代码：R-PDIP-T16
长度：19.305 mm逻辑集成电路类型：PARALLEL IN SERIAL OUT
最大频率@ Nom-Sup：45000000 Hz位数：8
功能数量：1端子数量：16
最高工作温度：70 °C最低工作温度：
输出极性：COMPLEMENTARY封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP16,.3
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
传播延迟（tpd）：14 ns认证状态：Not Qualified
座面最大高度：5.08 mm子类别：Shift Registers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：TTL温度等级：COMMERCIAL
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：7.62 mm
最小 fmax：45 MHzBase Number Matches：1

DM74ALS165N 数据手册

 浏览型号DM74ALS165N的Datasheet PDF文件第2页浏览型号DM74ALS165N的Datasheet PDF文件第3页浏览型号DM74ALS165N的Datasheet PDF文件第4页浏览型号DM74ALS165N的Datasheet PDF文件第5页浏览型号DM74ALS165N的Datasheet PDF文件第6页 
January 1986  
Revised February 2000  
DM74ALS165  
8-Bit Parallel In/Serial Out Shift Register  
General Description  
The DM74ALS165 is an 8-bit serial register that, when  
Features  
■ Complementary outputs  
clocked, shifts the data toward serial output, QH. Parallel-in  
■ Direct overriding load (data) inputs  
■ Gated clock inputs  
access to each stage is provided by eight individual direct  
data inputs that are enabled by a low level at the SH/LD  
input. The DM74ALS165 also features a clock inhibit func-  
tion and a complemented serial output, QH.  
■ Parallel-to-serial data conversion  
Clocking is accomplished by a LOW-to-HIGH transition of  
the CLK input while SH/LD is held HIGH and CLK INH is  
held LOW. The functions of the CLK and CLK INH (clock  
inhibit) inputs are interchangeable. Since a LOW CLK input  
and a LOW-to-HIGH transition of CLK INH will also accom-  
plish clocking, CLK INH should be changed to the high  
level only while the CLK input is HIGH. Parallel loading is  
inhibited when SH/LD is held HIGH. The parallel inputs to  
the register are enabled while SH/LD is LOW indepen-  
dently of the levels of CLK, CLK INH, or SER inputs.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74ALS165M  
DM74ALS165N  
M16A  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Internal  
Shift/ Clock Clock Serial Parallel Outputs Output  
A...H  
QA  
QB  
QH  
Load Inhibit  
L
X
L
L
L
↑
X
L
↑
X
X
H
L
a...h  
X
a
b
h
H
H
H
H
H
H
QA0 QB0  
QH0  
QGn  
QGn  
QGn  
QGn  
QH0  
X
H
L
QAn  
QAn  
QAn  
QAn  
↑
X
L
L
X
H
L
X
H
L
↑
X
H
X
X
QA0 QB0  
H = HIGH Level (steady-state),  
L = LOW Level (steady-state)  
X = Don't Care (any input, including transitions)  
↑ = Transition from LOW-to-HIGH level  
a...h = The level of steady-state input at inputs A through H, respectively  
Q
, Q , Q = The level of Q , Q , or Q , respectively, before the  
B0 H0 A B H  
A0  
indicated steady-state input conditions were established  
, Q = The level of Q or Q , respectively, before the most recent  
Q
An  
Gn  
A
G
↑ transition of the clock  
© 2000 Fairchild Semiconductor Corporation  
DS006712  
www.fairchildsemi.com  
123456

中文翻译

下载PDF

DM74ALS165N 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALS165NE4 TI

类似代替

 PARALLEL-LOAD 8-BIT REGISTERS

与DM74ALS165N相关器件

型号 品牌 获取价格 描述 数据表
DM74ALS165N/A+ TI

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,DIP,16PIN,PLASTIC
DM74ALS165N/B+ NSC

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,DIP,16PIN,PLASTIC
DM74ALS165NX FAIRCHILD

获取价格

 		8-Bit Parallel In/Serial Out Shift Register
DM74ALS166J TI

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,DIP,16PIN,CERAMIC
DM74ALS166J/A+ TI

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,DIP,16PIN,CERAMIC
DM74ALS166M/A+ TI

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,SOP,16PIN,PLASTIC
DM74ALS166N TI

获取价格

 		ALS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLASTI
DM74ALS166N/A+ TI

获取价格

 		IC,SHIFT REGISTER,ALS-TTL,DIP,16PIN,PLASTIC
DM74ALS168BJ/A+ ETC

获取价格

 		Synchronous Up/Down Counter
DM74ALS168BM/A+ ETC

获取价格

 		Synchronous Up/Down Counter

与DM74ALS165N相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证