Datasheet > DG527CJ

DG527CJ

更新时间： 2024-11-11 22:40:35

品牌	Logo	应用领域
英特矽尔 - INTERSIL		复用器
页数	文件大小	规格书
16页	311K
描述
Analog CMOS Latchable Multiplexers

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DG527CJ 数据手册

DG526, DG527,

DG528, DG529

Semiconductor

Analog CMOS

April 1999

Latchable Multiplexers

Features

Description

• Direct RESET

The DG526, DG527, DG528, and DG529 are CMOS

Monolithic 16-Channel/Dual 4-Channel Analog Multiplexers.

Each device has on-chip address and control latches to sim-

plify design in microprocessor based applications. The DG526

uses 4 address lines to control its 16 channels; the DG527,

DG528 both use 3 address lines to control their 8 channels;

and the DG529 uses 2 address lines to control its 4 channels.

The enable pin is used to enable the address latches during

the WR pulse. It can be hard wired to the logic supply if one of

the channels will always be used (except during a reset) or it

can be tied to address decoding circuitry for memory mapped

operation. The RS pin is used to clear all latches regardless of

the state of any other latch or control line. The WR pin is used

to transfer the state of the address control lines to their

latches, except during a reset or when EN is low.

• TTL and CMOS Compatible Address and Enable

Inputs

• Maximum Power Supply Rating . . . . . . . . . . . . . . . .44V

• Break-Before-Make Switching

• Alternate Source

Applications

• Data Acquisition Systems

• Communication Systems

• Automatic Test Equipment

• Microprocessor Controlled Systemd

A channel in the ON state conducts signals equally well in

both directions. In the OFF state each channel blocks volt-

ages up to the supply rails. The address inputs, WR, RS and

the enable input are TTL and CMOS compatible over the full

speciﬁed operation temperature range.

Part Number Information

PART

NUMBER

TEMP.

RANGE ( C)

PART

NUMBER

TEMP.

RANGE ( C)

PACKAGE

PKG. NO.

F28.6

M28.3

E28.6

F28.6

M28.3

F28.6

M28.3

E28.6

F28.6

M28.3

PACKAGE

PKG. NO.

F18.3

M18.3

E18.3

F18.3

M18.3

F18.3

M18.3

E18.3

F18.3

M18.3

DG526AK

-55 to 125 28 Ld CERDIP

DG528AK

-55 to 125 18 Ld CERDIP

DG526AK/883B

DG526BK

DG526BY

DG526CJ

DG528AK/883B

DG528BK

DG528BY

DG528CJ

-25 to 85

0 to 70

28 Ld CERDIP

28 Ld SOIC

28 Ld PDIP

-25 to 85

0 to 70

18 Ld CERDIP

18 Ld SOIC

18 Ld PDIP

DG526CK

DG526CY

DG527AK

DG527AK/883B

DG527BK

DG527BY

DG527CJ

0 to 70

28 Ld CERDIP

28 Ld SOIC

DG528CK

DG528CY

DG529AK

DG529AK/883B

DG529BK

DG529BY

DG529CJ

0 to 70

18 Ld CERDIP

18 Ld SOIC

0 to 70

-55 to 125 28 Ld CERDIP

-55 to 125 18 Ld CERDIP

-25 to 85

0 to 70

28 Ld CERDIP

28 Ld SOIC

28 Ld PDIP

-25 to 85

0 to 70

18 Ld CERDIP

18 Ld SOIC

18 Ld PDIP

DG527CK

DG527CY

0 to 70

28 Ld CERDIP

28 Ld SOIC

DG529CK

DG529CY

0 to 70

18 Ld CERDIP

18 Ld SOIC

0 to 70

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number 3139.2

12-1

12 3 4 5 6 7...16

中文翻译

下载PDF

与DG527CJ相关器件

型号	品牌	获取价格	描述	数据表
DG527CK	INTERSIL	获取价格	Analog CMOS Latchable Multiplexers
DG527CK	VISHAY	获取价格	Multiplexers/Switches
DG527CY	INTERSIL	获取价格	Analog CMOS Latchable Multiplexers
DG528	INTERSIL	获取价格	Analog CMOS Latchable Multiplexers
DG528	VISHAY	获取价格	Latchable Single 8-Ch/Differential 4-Ch Analog Multiplexers
DG528	ADI	获取价格	8通道、带锁存的多路复用器
DG528_11	VISHAY	获取价格	Latchable Single 8-Ch/Differential 4-Ch Analog Multiplexers
DG528AK	VISHAY	获取价格	Latchable Single 8-Ch/Differential 4-Ch Analog Multiplexers
DG528AK	MAXIM	获取价格	8-Channel Latchable Multiplexers
DG528AK	INTERSIL	获取价格	Analog CMOS Latchable Multiplexers

与DG527CJ相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

23
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

8
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

9
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

DG527CJ

DG527CJ 数据手册

与DG527CJ相关器件

与DG527CJ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DG527CJ

DG527CJ 数据手册

与DG527CJ相关器件

与DG527CJ相关文章

您还可以找

您在本页遇到什么问题？