Datasheet > DDU66C-50MD4

DDU66C-50MD4

更新时间： 2024-11-24 10:01:55

品牌	Logo	应用领域
DATADELAY		/
页数	文件大小	规格书
4页	237K
描述
5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DDU66C-50MD4 数据手册

DDU66C



5-TAP, HCMOS-INTERFACED

FIXED DELAY LINE

data

delay

(SERIES DDU66C)

devices, _inc.

FEATURES

PACKAGES

VDD

•

Five equally spaced outputs

Fits standard 14-pin DIP socket

Low profile

VDD

N/C

Auto-insertable

N/C

GND

Input & outputs fully CMOS interfaced & buffered

10 T²L fan-out capability

•

DDU66C-xx

DIP

DDU66C-xxD1

DDU66C-xxD4

Com. SMD

DDU66C-xxA2 Gull-Wing

DDU66C-xxB2 J-Lead

DDU66C-xxMD1 Mil. SMD

DDU66C-xxMD4 Mil. SMD

DDU66C-xxME7Military DIP

FUNCTIONAL DESCRIPTION

PIN DESCRIPTIONS

The DDU66C-series device is a 5-tap digitally buffered delay line. The

signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an

amount given by the device dash number. For dash numbers less than

40, the total delay of the line is measured from T1 to T5, with the nominal

value given by the dash number. The nominal tap-to-tap delay increment

Signal Input

T1-T5 Tap Outputs

VDD +5 Volts

GND Ground

is given by 1/4 of this number. The inherent delay from IN to T1 is nominally 8.0ns. For dash numbers

greater than or equal to 40, the total delay of the line is measured from IN to T5, with the nominal value

given by the dash number. The nominal tap-to-tap delay increment is given by 1/5 of this number.

SERIES SPECIFICATIONS

DASH NUMBER SPECIFICATIONS

•

Minimum input pulse width: 40% of total delay

Output rise time: 8ns typical

Part

Total

Delay Per

Number

Delay (ns)

10 ± 2.0 *

20 ± 2.0 *

50 ± 3.0

Tap (ns)

DDU66C-10

DDU66C-20

DDU66C-50

DDU66C-60

DDU66C-75

DDU66C-100

DDU66C-125

DDU66C-150

DDU66C-175

DDU66C-200

DDU66C-250

2.5 ± 1.0

5.0 ± 2.0

Supply voltage: 5VDC ± 5%

Supply current:

I_CCL= 40µa typical

10.0 ± 3.0

12.0 ± 3.0

15.0 ± 3.0

20.0 ± 3.0

25.0 ± 3.0

30.0 ± 3.0

35.0 ± 4.0

40.0 ± 4.0

50.0 ± 5.0

I_CCH= 10ma typical

60 ± 3.0

75 ± 4.0

•

Operating temperature: 0° to 70° C

Temp. coefficient of total delay: 300 PPM/°C

100 ± 5.0

125 ± 6.5

150 ± 7.5

175 ± 8.0

200 ± 10.0

250 ± 12.5

8.0ns

25%

* Total delay is referenced to first tap output

Input to first tap = 8.0ns ± 2ns

VCC IN

T5 GND

Functional diagram for dash numbers < 40

NOTE: Any dash number between 10 and 250 not

shown is also available.

20%

VCC IN

T5 GND

Functional diagram for dash numbers >= 40

1997 Data Delay Devices

Doc #97021

2/5/97

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

12 3 4

中文翻译

下载PDF

与DDU66C-50MD4相关器件

型号	品牌	获取价格	描述	数据表
DDU66C-50ME7	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)
DDU-66C-60	DATADELAY	获取价格	Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, DIP-14/8
DDU66C-60	ETC	获取价格	Tapped Delay Line
DDU66C-60A2	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)
DDU66C-60B2	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)
DDU66C-60D1	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)
DDU66C-60D4	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)
DDU66C-60MD1	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)
DDU-66C-60MD4	DATADELAY	获取价格	Active Delay Line, 1-Func, 5-Tap, True Output, CMOS,
DDU66C-60MD4	DATADELAY	获取价格	5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU66C)

与DDU66C-50MD4相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

DDU66C-50MD4

DDU66C-50MD4 数据手册

与DDU66C-50MD4相关器件

与DDU66C-50MD4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DDU66C-50MD4

DDU66C-50MD4 数据手册

与DDU66C-50MD4相关器件

与DDU66C-50MD4相关文章

您还可以找

您在本页遇到什么问题？