5秒后页面跳转
DDU4C-5050M PDF预览

DDU4C-5050M

更新时间: 2024-11-27 10:01:51
品牌 Logo 应用领域
DATADELAY /
页数 文件大小 规格书
4页 53K
描述
5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU4C)

DDU4C-5050M 数据手册

 浏览型号DDU4C-5050M的Datasheet PDF文件第2页浏览型号DDU4C-5050M的Datasheet PDF文件第3页浏览型号DDU4C-5050M的Datasheet PDF文件第4页 
DDU4C  
Ò
5-TAP, HCMOS-INTERFACED  
FIXED DELAY LINE  
(SERIES DDU4C)  
data  
3
delay  
inc.  
devices,  
PACKAGES  
FEATURES  
1
2
3
4
5
6
7
14  
VDD  
N/C  
T1  
N/C  
T3  
N/C  
T5  
IN  
N/C  
N/C  
T2  
N/C  
T4  
IN  
VCC  
1
4
14  
12  
10  
8
·
·
·
·
·
·
Five equally spaced outputs  
Fits standard 8-pin DIP socket  
Low profile  
13  
12  
11  
10  
9
T1  
T2  
Auto-insertable  
T3  
8
GND  
T4  
6
7
Input & outputs fully CMOS interfaced & buffered  
10 T2L fan-out capability  
GND  
T5  
SMD  
DIP  
DDU4C-xxA2 Comm.  
DDU4C-xxB2 Comm.  
DDU4C-xxMC2 Military  
DDU4C-xx Comm.  
DDU4C-xxM Military  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The DDU4C-series device is a 5-tap digitally buffered delay line. The  
signal input (IN) is reproduced at the outputs (T1-T5), shifted in time by an  
amount determined by the device dash number (See Table). The total  
delay of the line is measured from IN to T5. The nominal tap-to-tap delay  
increment is given by one-fifth of the total delay.  
IN  
T1-T5 Tap Outputs  
VDD +5 Volts  
Signal Input  
GND Ground  
SERIES SPECIFICATIONS  
DASH NUMBER SPECIFICATIONS  
·
·
·
·
Minimum input pulse width: 20% of total delay  
Output rise time: 8ns typical  
Supply voltage: 5VDC ± 5%  
Supply current: ICCL = 40ma typical  
ICCH = 10ma typical  
Operating temperature: 0° to 70° C  
Temp. coefficient of total delay: 300 PPM/°C  
Part  
Number  
Total  
Delay (ns)  
50 ± 2.5  
60 ± 3.0  
Delay Per  
Tap (ns)  
DDU4C-5050  
DDU4C-5060  
DDU4C-5075  
DDU4C-5100  
DDU4C-5125  
DDU4C-5150  
DDU4C-5200  
DDU4C-5250  
DDU4C-5300  
DDU4C-5400  
DDU4C-5500  
10.0 ± 3.0  
12.0 ± 3.0  
15.0 ± 3.0  
20.0 ± 3.0  
25.0 ± 3.0  
30.0 ± 3.0  
40.0 ± 4.0  
50.0 ± 5.0  
60.0 ± 6.0  
80.0 ± 8.0  
100.0 ± 10.0  
75 ± 4.0  
100 ± 5.0  
125 ± 6.5  
150 ± 7.5  
200 ± 10.0  
250 ± 12.5  
300 ± 15.0  
400 ± 20.0  
500 ± 25.0  
·
·
NOTE: Any dash number between 5050 and 5500  
not shown is also available.  
20%  
20%  
20%  
20%  
20%  
VDD IN  
T1  
T2  
T3  
T4  
T5 GND  
DDU4C Functional diagram  
Ó1997 Data Delay Devices  
Doc #97034  
12/10/97  
DATA DELAY DEVICES, INC.  
3 Mt. Prospect Ave. Clifton, NJ 07013  
1

与DDU4C-5050M相关器件

型号 品牌 获取价格 描述 数据表
DDU-4C-5050MC2 DATADELAY

获取价格

ACTIVE DELAY LINE, TRUE OUTPUT, DSO14
DDU4C-5050MC2 DATADELAY

获取价格

5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU4C)
DDU-4C-5060 DATADELAY

获取价格

Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, LOW PROFILE, DIP-14/8
DDU4C-5060 DATADELAY

获取价格

ACTIVE DELAY LINE, TRUE OUTPUT, DIP8, LOW PROFILE, DIP-14/8
DDU4C-5060A1 DATADELAY

获取价格

Active Delay Line, 1-Func, 5-Tap, True Output,
DDU4C-5060A2 DATADELAY

获取价格

5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU4C)
DDU4C-5060B1 DATADELAY

获取价格

Active Delay Line, 1-Func, 5-Tap, True Output,
DDU4C-5060B2 DATADELAY

获取价格

5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU4C)
DDU4C-5060M DATADELAY

获取价格

5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU4C)
DDU-4C-5060MC2 DATADELAY

获取价格

ACTIVE DELAY LINE, TRUE OUTPUT, DSO14