5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 延迟线> DDU12H-100C4
DDU12H-100C4 PDF预览

DDU12H-100C4

更新时间： 2024-11-14 04:14:15
品牌 Logo 应用领域
DATADELAY 延迟线逻辑集成电路光电二极管
页数 文件大小 规格书
4页 225K
描述
5-TAP, ECL-INTERFACED FIXED DELAY LINE

阅读下载

中文翻译

获取价格

DDU12H-100C4 技术参数

是否无铅：含铅是否Rohs认证：不符合
生命周期：Active零件包装代码：SOIC
包装说明：SOP,针数：24
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.71Is Samacsys：N
系列：12JESD-30 代码：R-PDSO-G24
长度：32.512 mm逻辑集成电路类型：ACTIVE DELAY LINE
功能数量：1抽头/阶步数：10
端子数量：24最高工作温度：85 °C
最低工作温度：-30 °C输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：SOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
峰值回流温度（摄氏度）：NOT SPECIFIED可编程延迟线：NO
认证状态：Not Qualified座面最大高度：8.128 mm
表面贴装：YES技术：ECL
温度等级：OTHER端子形式：GULL WING
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED总延迟标称（td）：100 ns
Base Number Matches：1

DDU12H-100C4 数据手册

 浏览型号DDU12H-100C4的Datasheet PDF文件第2页浏览型号DDU12H-100C4的Datasheet PDF文件第3页浏览型号DDU12H-100C4的Datasheet PDF文件第4页 
DDU12H  
5-TAP, ECL-INTERFACED  
FIXED DELAY LINE  
(SERIES DDU12H)  
ata  
FEATURES  
PACKAGES  
GND  
GND  
T1  
T3  
1
32  
31  
30  
29  
•
•
•
Ten equally spaced outputs  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
GND  
T1  
GND  
T2  
T2  
T4  
IN  
3
4
5
2
Fits in 300 mil 32-pin DIP socket  
T5  
3
T3  
T4  
Input & outputs fully 10KH-ECL interfaced & buffered  
4
T5  
IN  
5
N/C  
N/C  
GND  
N/C  
N/C  
T6  
N/C  
VEE  
GND  
N/C  
N/C  
T7  
6
7
VEE  
GND  
8
8
9
9
GND  
T6  
T8  
24  
23  
10  
11  
12  
T8  
T8  
T2  
T4  
11 22  
12 21  
T10  
VEE  
T10  
DDU12H-xx DIP  
DDU12H-xxC4 SMD  
DDU12H-xxMC4 Mil SMD  
DDU12H-xxM Military DIP  
VEE  
16  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The DDU12H-series device is a 10-tap digitally buffered delay line. The  
signal input (IN) is reproduced at the outputs (T1-T10), shifted in time by  
an amount determined by the device dash number (See Table). For dash  
numbers less than 20, the total delay of the line is measured from T1 to  
T10. The nominal tap-to-tap delay increment is given by one-ninth of the  
IN  
T1-T10 Tap Outputs  
VEE -5 Volts  
GND Ground  
Signal Input  
total delay, and the inherent delay from IN to T1 is nominally 1.5ns. For dash numbers greater than or  
equal to 20, the total delay of the line is measured from IN to T10. The nominal tap-to-tap delay increment  
is given by one-tenth of this number.  
SERIES SPECIFICATIONS  
DASH NUMBER SPECIFICATIONS  
•
•
•
•
•
•
Minimum input pulse width: 10% of total delay  
Output rise time: 2ns typical  
Part  
Total  
Delay Per  
Number  
Delay (ns)  
9 ± 1.0 *  
Tap (ns)  
DDU12H-10  
DDU12H-20  
DDU12H-25  
DDU12H-40  
DDU12H-50  
DDU12H-75  
DDU12H-100  
DDU12H-150  
DDU12H-200  
DDU12H-250  
DDU12H-300  
DDU12H-400  
DDU12H-500  
DDU12H-750  
DDU12H-1000  
DDU12H-1500  
1.0 ± 0.3  
Supply voltage: -5VDC ± 5%  
20 ± 2.0  
25 ± 2.0  
2.0 ± 0.4  
Power dissipation: 400mw typical (no load)  
Operating temperature: -30° to 85° C  
Temp. coefficient of total delay: 100 PPM/°C  
2.5 ± 0.4  
40 ± 2.0  
4.0 ± 0.5  
50 ± 2.5  
5.0 ± 1.0  
75 ± 4.0  
7.5 ± 1.5  
1.5ns  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
100 ± 5.0  
150 ± 7.5  
200 ± 10.0  
250 ± 12.5  
300 ± 15.0  
400 ± 20.0  
500 ± 25.0  
750 ± 37.5  
1000 ± 50.0  
1500 ± 75.0  
10.0 ± 2.0  
15.0 ± 2.0  
20.0 ± 2.0  
25.0 ± 2.0  
30.0 ± 2.0  
40.0 ± 2.0  
50.0 ± 2.5  
75.0 ± 4.0  
100.0 ± 5.0  
150.0 ± 7.0  
VCC IN  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
T9 T10 GND  
Functional diagram for dash numbers < 20  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
10%  
* Total delay is referenced to first tap output  
VCC IN  
T1  
T2  
T3  
T4  
T5  
T6  
T7  
T8  
T9 T10 GND  
Input to first tap = 1.5ns ± 1ns  
Functional diagram for dash numbers >= 20  
NOTE: Any dash number between 10 and 1500  
not shown is also available.  
1997 Data Delay Devices  
Doc #97036  
5/3/2006  
DATA DELAY DEVICES, INC.  
3 Mt. Prospect Ave. Clifton, NJ 07013  
1
1234

中文翻译

下载PDF

与DDU12H-100C4相关器件

型号 品牌 获取价格 描述 数据表
DDU12H-100M DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE
DDU12H-100MC3 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE (SERIES DDU12H)
DDU12H-100MC4 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE
DDU12H-10C3 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE (SERIES DDU12H)
DDU12H-10C4 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE
DDU12H-10M DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE
DDU12H-10MC3 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE (SERIES DDU12H)
DDU12H-10MC4 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE
DDU-12H-150 DATADELAY

获取价格

 		Active Delay Line, 1-Func, 10-Tap, True Output, ECL, 0.300 INCH, DIP-32/17
DDU12H-150 DATADELAY

获取价格

 		5-TAP, ECL-INTERFACED FIXED DELAY LINE

与DDU12H-100C4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证