5秒后页面跳转
CY8C5248AXI-047T PDF预览

CY8C5248AXI-047T

更新时间: 2024-02-03 20:07:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 多功能外围设备微控制器和处理器时钟
页数 文件大小 规格书
85页 2770K
描述
Micro Peripheral IC, CMOS, PQFP100

CY8C5248AXI-047T 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:QFP, QFP100,.63SQ,20Reach Compliance Code:unknown
风险等级:5.84JESD-30 代码:S-PQFP-G100
端子数量:100最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QFP封装等效代码:QFP100,.63SQ,20
封装形状:SQUARE封装形式:FLATPACK
电源:3/5 V认证状态:Not Qualified
ROM大小(位):2097152 Bits子类别:Other Microprocessor ICs
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
紫外线可擦:NBase Number Matches:1

CY8C5248AXI-047T 数据手册

 浏览型号CY8C5248AXI-047T的Datasheet PDF文件第2页浏览型号CY8C5248AXI-047T的Datasheet PDF文件第3页浏览型号CY8C5248AXI-047T的Datasheet PDF文件第4页浏览型号CY8C5248AXI-047T的Datasheet PDF文件第5页浏览型号CY8C5248AXI-047T的Datasheet PDF文件第6页浏览型号CY8C5248AXI-047T的Datasheet PDF文件第7页 
PRELIMINARY  
PSoC®5: CY8C52 Family Data Sheet  
Programmable System-on-Chip (PSoC®)  
General Description  
With its unique array of configurable blocks, PSoC®5 is a true system level solution providing MCU, memory, analog, and digital  
peripheral functions in a single chip. The CY8C52 family offers a modern method of signal acquisition, signal processing, and control  
with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples (near DC voltages) to  
ultrasonic signals. The CY8C52 family can handle dozens of data acquisition channels and analog inputs on every GPIO pin. The  
CY8C52 family is also a high performance configurable digital system with some part numbers including interfaces such as USB,  
multi-master I2C, and CAN. In addition to communication interfaces, the CY8C52 family has an easy to configure logic array, flexible  
routing to all I/O pins, and a high performance 32-bit ARM® Cortex™-M3 microprocessor core. Designers can easily create system  
level designs using a rich library of prebuilt components and boolean primitives using PSoC® Creator™, a hierarchical schematic  
design entry tool. The CY8C52 family provides unparalleled opportunities for analog and digital bill of materials integration while easily  
accommodating last minute design changes through simple firmware updates.  
• SPI, UART, I2C  
• Many others available in catalog  
Library of advanced peripherals  
• Cyclic Redundancy Check (CRC)  
• Pseudo Random Sequence (PRS) generator  
• LIN Bus 2.0  
Features  
„
32-bit ARM Cortex-M3 CPU core  
‡
‡
DC to 40 MHz operation  
‡
Flash program memory, up to 256 KB, 100,000 write cycles,  
20 year retention, multiple security features  
‡
‡
‡
Up to 64 KB SRAM memory  
• Quadrature decoder  
Analog peripherals (1.71V Vdda 5.5V)  
2 KB EEPROM memory, 1 million cycles, 20 years retention  
24 channel DMA with multilayer AHB bus access  
• Programmable chained descriptors and priorities  
• High bandwidth 32-bit transfer support  
„
„
‡
1.024V±0.1% internal voltage reference across -40°C to  
+85°C (14 ppm/°C)  
‡
‡
SAR ADC, 12-bit at 1 Msps[1]  
Two comparators with 75 ns response time  
„
Low voltage, ultra low power  
‡
Wide operating voltage range: 0.5V to 5.5V  
Programming, debug, and trace  
JTAG(4wire), SerialWireDebug(SWD)(2wire), SingleWire  
Viewer (SWV), and TRACEPORT interfaces  
Cortex-M3 Flash Patch and Breakpoint (FPB) block  
Cortex-M3 Embedded Trace Macrocell™ (ETM™) gener-  
ates an instruction trace stream.  
Cortex-M3 Data Watchpoint and Trace (DWT) generates  
data trace information  
Cortex-M3 Instrumentation Trace Macrocell (ITM) can be  
used for printf-style debugging  
‡
Highefficiencyboostregulatorfrom0.5Vinputto1.8Vto5.0V  
output  
‡
‡
‡
2 mA at 6 MHz  
Low power modes including:  
‡
‡
• 300 nA hibernate mode with RAM retention and LVD  
• 2 µA sleep mode with real time clock and low voltage reset  
‡
‡
‡
‡
„
Versatile I/O system  
‡
‡
‡
‡
‡
‡
‡
28 to 72 I/O (62 GPIO, 8 SIO, 2 USBIO[1]  
)
Any GPIO to any digital or analog peripheral routability  
LCD direct drive from any GPIO, up to 46x16 segments[1]  
1.2V to 5.5V I/O interface voltages, up to 4 domains  
Maskable, independent IRQ on any pin or port  
Schmitt trigger TTL inputs  
DWT, ETM, andITMblockscommunicatewithoff-chipdebug  
and trace systems via the SWV or TRACEPORT  
Bootloader programming supportable through I2C, SPI,  
UART, USB, and other interfaces  
„
„
Precision, programmable clocking  
1 to 72 MHz internal ±1% oscillator (over full temperature and  
voltage range) with PLL  
4 to 33 MHz crystal oscillator for crystal PPM accuracy  
Internal PLL clock generation up to 40 MHz  
32.768 kHz watch crystal oscillator  
All GPIO configurable as open drain high/low, pull up/down,  
High-Z, or strong output  
‡
‡
‡
Configurable GPIO pin state at power on reset (POR)  
25 mA sink on SIO  
‡
‡
‡
‡
„
Digital peripherals  
‡
‡
‡
‡
‡
20 to 24 programmable PLD based Universal Digital Blocks  
Full CAN 2.0b 16 RX, 8 TX buffers[1]  
Low power internal oscillator at 1 kHz, 100 kHz  
Temperature and packaging  
-40°C to +85°C degrees industrial temperature  
48-pin SSOP, 68-pin QFN, and 100-pin TQFP package  
options  
Full-Speed (FS) USB 2.0 12 Mbps using internal oscillator[1]  
Four 16-bit configurable timer, counter, and PWM blocks  
Library of standard peripherals  
‡
‡
• 8, 16, 24, and 32-bit timers, counters, and PWMs  
Note  
1. This feature on select devices only. See Ordering Information on page 79 for details.  
Cypress Semiconductor Corporation  
198 Champion Court  
San Jose  
,
CA 95134-1709  
408-943-2600  
Document Number: 001-55034 Rev. *A  
Revised December 03, 2009  
[+] Feedback  

与CY8C5248AXI-047T相关器件

型号 品牌 描述 获取价格 数据表
CY8C5248AXI-050 CYPRESS Programmable System-on-Chip (PSoC)

获取价格

CY8C5248AXI-059 CYPRESS Programmable System-on-Chip (PSoC)

获取价格

CY8C5248AXI-078 CYPRESS Programmable System-on-Chip (PSoC)

获取价格

CY8C5248LTI-030 CYPRESS Programmable System-on-Chip (PSoC)

获取价格

CY8C5248LTI-030T CYPRESS Micro Peripheral IC, CMOS, PQCC68

获取价格

CY8C5248LTI-041 CYPRESS Programmable System-on-Chip (PSoC)

获取价格