5秒后页面跳转
捷配首页

Datasheet > 电信电路 > ATM/SONET/SDH 集成电路> CY7C955
CY7C955 PDF预览

CY7C955

更新时间： 2024-01-17 07:42:45
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 异步传输模式ATM
页数 文件大小 规格书
78页 464K
描述
AX⑩ ATM-SONET/SDH Transceiver

阅读下载

获取价格

CY7C955 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：QFP包装说明：FQFP, QFP128(UNSPEC)
针数：128Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.92
Is Samacsys：N应用程序：ATM;SDH;SONET
JESD-30 代码：R-PQFP-G128JESD-609代码：e0
长度：20 mm功能数量：1
端子数量：128最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：FQFP封装等效代码：QFP128(UNSPEC)
封装形状：RECTANGULAR封装形式：FLATPACK, FINE PITCH
峰值回流温度（摄氏度）：225电源：5 V
认证状态：Not Qualified座面最大高度：3.32 mm
子类别：ATM/SONET/SDH ICs标称供电电压：5 V
表面贴装：YES技术：CMOS
电信集成电路类型：ATM/SONET/SDH TRANSCEIVER温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：0.5 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：14 mm
Base Number Matches：1

CY7C955 数据手册

 浏览型号CY7C955的Datasheet PDF文件第2页浏览型号CY7C955的Datasheet PDF文件第3页浏览型号CY7C955的Datasheet PDF文件第4页浏览型号CY7C955的Datasheet PDF文件第5页浏览型号CY7C955的Datasheet PDF文件第6页浏览型号CY7C955的Datasheet PDF文件第7页 
PRELIMINARY  
CY7C955  
AX™ ATM-SONET/SDH Transceiver  
— Line Far End Receive Failure  
— Line Alarm Indication Signal  
— B1 Parity Error  
Features  
WAN and LAN ATM physical layer device  
•
•
Providescompletephysicallayer transportofATMcells  
at:  
— Loss Of Cell Alignment  
— Loss Of Receive Data  
— STS 3c/ STM 1 rate of 155.52 MHz  
−
−
— STS 1 rate of 51.84 MHz  
−
Controller interface for internal interrupt and  
configuration registers including:  
•
Compliant with ATM Forum User Network Interface 3.1  
specification  
UTOPIA ATM interface  
ATM cell processing including:  
— HEC generation/verification  
•
— Error monitoring  
— Status indication  
— Device configuration  
•
•
0.65 Low Power CMOS  
•
µ
— Cell scrambling/descrambling  
— Rate adaption/idle cell filtering  
— Local Flow Control  
• 128-pin PQFP  
Functional Description  
The Cypress Semiconductor CY7C955 is a Transceiver chip  
designed to carry ATM cells across SONET/SDH systems.  
— Cell alignment  
SONET frame processing including:  
•
On the transmit side, ATM cells coming from the Utopia inter-  
face are being mapped into SONET/SDH frames and then se-  
rialized for transmission over fiber or twisted pair (through an  
optical module or an equalizer chip).  
— Compliant with Bellcore GR 253, I.432,  
−
T1.105, and G.709 for Jitter Tolerance and Jitter  
Generation  
— Frame generation/recovery  
On the receive side, serial SONET/SDH datastreams coming  
from an optical module or an equalizer chip are being recov-  
ered by the intergrated clock and data recovery phase-locked  
loop, framed, processed, and presented as parallel ATM cells  
on the Receive Utopia Interface.  
— SONET scrambling/descrambling  
— Frequency justification/pointer processing  
Complete line interface including:  
— Clock and data recovery  
•
•
The CY7C955 can be used in a Network Interface Card (NIC)  
design to connect the segmentation and Reassembly (SAR)  
chip to the optical modules or equalizer chip.  
— Transmit timing derived from receiver or byte-rate  
source  
— SONET compliant PLL  
— 100K PECL compatible I/O  
Alarm indications including:  
— Loss Of Signal  
The CY7C955 can also be used in work group or enterprise  
switches to connect the I/O FIFOs of the switch fabric to the  
optical module or equalizer in the interface boards.  
The applications of the CY7C955 include adapters, switches,  
routers, hubs, and proprietary systems.  
— Out Of Frame, Loss Of Frame  
TABLE OF CONTENTS  
Features  
1
1
Functional Description  
Pin Descriptions  
2
Pin Configuration  
7
Description  
8
Transmit Section  
8
Receive Section  
10  
12  
16  
17  
18  
60  
61  
61  
61  
Controller Interface (CI)  
Loopback Operation  
SONET Overhead Description  
CY7C955 Register Map  
Electrical Characteristics  
Capacitance  
AC Test Loads and Waveforms  
Switching Characteristics  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
November 29, 1999  
1234567...78

下载PDF

与CY7C955相关器件

型号 品牌 描述 获取价格 数据表
CY7C955-NC CYPRESS AX⑩ ATM-SONET/SDH Transceiver

获取价格
CY7C955-NI CYPRESS AX⑩ ATM-SONET/SDH Transceiver

获取价格
CY7C960 CYPRESS Low Cost VMEbus Interface Controller Family

获取价格
CY7C960-AC ETC VME/VMS/VXI/VSB Bus Interface/Controller

获取价格
CY7C960A-NC CYPRESS VME Bus Controller, CMOS, PQFP64, 14 X 14 MM, PLASTIC, TQFP-64

获取价格
CY7C960-ASC CYPRESS Low Cost VMEbus Interface Controller Family

获取价格

与CY7C955相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证