5秒后页面跳转
CYD18S36V18-167BBAC PDF预览

CYD18S36V18-167BBAC

更新时间: 2024-11-24 13:07:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器时钟
页数 文件大小 规格书
52页 1327K
描述
Dual-Port SRAM, 512KX36, 4ns, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, MO-192, FBGA-256

CYD18S36V18-167BBAC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:17 X 17 MM, 1 MM PITCH, MO-192, FBGA-256
针数:256Reach Compliance Code:compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.65最长访问时间:4 ns
其他特性:PIPELINED OR FLOW-THROUGH ARCHITECTURE, IT CAN ALSO OPERATES AT 1.8V最大时钟频率 (fCLK):167 MHz
I/O 类型:COMMONJESD-30 代码:S-PBGA-B256
JESD-609代码:e0长度:17 mm
内存密度:18874368 bit内存集成电路类型:DUAL-PORT SRAM
内存宽度:36湿度敏感等级:3
功能数量:1端口数量:2
端子数量:256字数:524288 words
字数代码:512000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:512KX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装等效代码:BGA256,16X16,40封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):225电源:1.5/1.8 V
认证状态:Not Qualified座面最大高度:1.7 mm
最大待机电流:0.3 A最小待机电流:1.4 V
子类别:SRAMs最大压摆率:0.72 mA
最大供电电压 (Vsup):1.58 V最小供电电压 (Vsup):1.42 V
标称供电电压 (Vsup):1.5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:17 mm
Base Number Matches:1

CYD18S36V18-167BBAC 数据手册

 浏览型号CYD18S36V18-167BBAC的Datasheet PDF文件第2页浏览型号CYD18S36V18-167BBAC的Datasheet PDF文件第3页浏览型号CYD18S36V18-167BBAC的Datasheet PDF文件第4页浏览型号CYD18S36V18-167BBAC的Datasheet PDF文件第5页浏览型号CYD18S36V18-167BBAC的Datasheet PDF文件第6页浏览型号CYD18S36V18-167BBAC的Datasheet PDF文件第7页 
FullFlex  
FullFlexTM Synchronous SDR  
Dual Port SRAM  
FullFlexSynchronous SDR Dual Port SRAM  
Features  
Functional Description  
True dual port memory enables simultaneous access to the  
shared array from each port  
The FullFlex™ dual port SRAM families consist of 2-Mbit, 9-Mbit,  
18-Mbit, and 36-Mbit synchronous, true dual port static RAMs  
that are high speed, low power 1.8 V or 1.5 V CMOS. Two ports  
are provided, enabling simultaneous access to the array.  
Simultaneous access to a location triggers deterministic access  
control. For FullFlex72 these ports operate independently with  
72-bit bus widths and each port is independently configured for  
two pipelined stages. Each port is also configured to operate in  
pipelined or flow through mode.  
Synchronous pipelined operation with single data rate (SDR)  
operation on each port  
SDR interface at 200 MHz  
Up to 28.8 Gb/s bandwidth (200 MHz × 72-bit × 2 ports)  
Selectable pipelined or flow-through mode  
1.5 V or 1.8 V core power supply  
The advanced features include the following:  
Commercial and Industrial temperature  
IEEE 1149.1 JTAG boundary scan  
Built in deterministic access control to manage address  
collisions during simultaneous access to the same memory  
location  
Available in 484-ball PBGA (× 72) and 256-ball FBGA (× 36  
and × 18) packages  
Variable Impedance Matching (VIM) to improve data  
transmission by matching the output driver impedance to the  
line impedance  
FullFlex72 family  
36-Mbit: 512 K × 72 (CYD36S72V18)  
18-Mbit: 256 K × 72 (CYD18S72V18)  
9-Mbit: 128 K × 72 (CYD09S72V18)  
Echo clocks to improve data transfer  
To reduce the static power consumption, chip enables power  
down the internal circuitry. The number of latency cycles before  
a change in CE0 or CE1 enables or disables the databus  
matches the number of cycles of read latency selected for the  
device. For a valid write or read to occur, activate both chip  
enable inputs on a port.  
FullFlex36 family  
36-Mbit: 1 M × 36 (CYD36S36V18)  
18-Mbit: 512 K × 36 (CYD18S36V18)  
9-Mbit: 256 K × 36 (CYD09S36V18)  
2-Mbit: 64 K × 36 (CYD02S36V18)  
Each port contains an optional burst counter on the input address  
register. After externally loading the counter with the initial  
address, the counter increments the address internally.  
FullFlex18 family  
36-Mbit: 2 M × 18 (CYD36S18V18)  
18-Mbit: 1 M × 18 (CYD18S18V18)  
9-Mbit: 512 K × 18 (CYD09S18V18)  
Additional device features include a mask register and a mirror  
register to control counter increments and wrap around. The  
counter interrupt (CNTINT) flags notify the host that the counter  
reaches maximum count value on the next clock cycle. The host  
reads the burst counter internal address, mask register address,  
and busy address on the address lines. The host also loads the  
counter with the address stored in the mirror register by using the  
retransmit functionality. Mailbox interrupt flags are used for  
message passing, and JTAG boundary scan and asynchronous  
Master Reset (MRST) are also available. The Logic Block  
Diagram on page 2 shows these features.  
Built in deterministic access control to manage address  
collisions  
Deterministic flag output upon collision detection  
Collision detection on back-to-back clock cycles  
First busy address readback  
Advanced features for improved high speed data transfer and  
flexibility  
Variable impedance matching (VIM)  
Echo clocks  
Selectable LVTTL (3.3 V), Extended HSTL (1.4 V to 1.9 V),  
1.8 V LVCMOS, or 2.5 V LVCMOS IO on each port  
Burst counters for sequential memory access  
Mailbox with interrupt flags for message passing  
Dual chip enables for easy depth expansion  
The FullFlex72 is offered in a 484-ball plastic BGA package. The  
FullFlex36 and FullFlex18 are available in 256-ball fine pitch  
BGA package except the 36-Mbit devices which are offered in  
484-ball plastic BGA package.  
Cypress Semiconductor Corporation  
Document Number: 38-06082 Rev. *K  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised May 31, 2011  
[+] Feedback  

与CYD18S36V18-167BBAC相关器件

型号 品牌 获取价格 描述 数据表
CYD18S36V18-167BBAI CYPRESS

获取价格

FullFlex Synchronous SDR Dual Port SRAM Commercial and Industrial temperature
CYD18S36V18-167BBAI ROCHESTER

获取价格

512KX36 DUAL-PORT SRAM, 4ns, PBGA256, 17 X 17 MM, 1.70 MM HEIGHT, 1 MM PITCH, MO-192, FBGA
CYD18S36V18-167BBAXC CYPRESS

获取价格

暂无描述
CYD18S36V18-167BBAXI CYPRESS

获取价格

Dual-Port SRAM, 512KX36, 4ns, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, LEAD FREE, MO-192, FB
CYD18S36V18-167BBC CYPRESS

获取价格

Dual-Port SRAM, 512KX36, 11ns, CMOS, PBGA256, 19 X 19 MM, 1.70 MM HEIGHT, 1 MM PITCH, FBGA
CYD18S36V18-167BBXC CYPRESS

获取价格

Dual-Port SRAM, 512KX36, 11ns, CMOS, PBGA256, 19 X 19 MM, 1.70 MM HEIGHT, 1 MM PITCH, LEAD
CYD18S36V18-167BBXI CYPRESS

获取价格

Dual-Port SRAM, 512KX36, 11ns, CMOS, PBGA256, 19 X 19 MM, 1.70 MM HEIGHT, 1 MM PITCH, LEAD
CYD18S36V18-200BBAC CYPRESS

获取价格

Dual-Port SRAM, 512KX36, 3.3ns, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, MO-192, FBGA-256
CYD18S36V18-200BBAI CYPRESS

获取价格

Dual-Port SRAM, 512KX36, 3.3ns, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, MO-192, FBGA-256
CYD18S36V18-200BBAXI CYPRESS

获取价格

FullFlex Synchronous SDR Dual Port SRAM Commercial and Industrial temperature