PRELIMINARY
PSoC® 5: CY8C53 Family Datasheet
Programmable System-on-Chip (PSoC®)
General Description
With its unique array of configurable blocks, PSoC® 5 is a true system level solution providing microcontroller unit (MCU), memory,
analog, and digital peripheral functions in a single chip. The CY8C53 family offers a modern method of signal acquisition, signal
processing, and control with high accuracy, high bandwidth, and high flexibility. Analog capability spans the range from thermocouples
(near DC voltages) to ultrasonic signals. The CY8C53 family can handle dozens of data acquisition channels and analog inputs on
every GPIO pin. The CY8C53 family is also a high-performance configurable digital system with some part numbers including
interfaces such as USB, multi-master I2C, and controller area network (CAN). In addition to communication interfaces, the CY8C53
family has an easy to configure logic array, flexible routing to all I/O pins, and a high-performance 32-bit ARM® Cortex™-M3
microprocessor core. Designers can easily create system-level designs using a rich library of prebuilt components and boolean
primitives using PSoC® Creator™, a hierarchical schematic design entry tool. The CY8C53 family provides unparalleled opportunities
for analog and digital bill of materials integration while easily accommodating last minute design changes through simple firmware
updates.
Library of advanced peripherals
• Cyclic redundancy check (CRC)
• Pseudo random sequence (PRS) generator
• Local interconnect network (LIN) bus 2.0
Features
32-bit ARM Cortex-M3 CPU core
DC to 80 MHz operation
Flash program memory, up to 256 KB, 100,000 write cycles,
• Quadrature decoder
20-year retention, multiple security features
Analog peripherals (1.71 V VDDA 5.5 V)
Up to 64 KB SRAM memory
1.024 V ± 0.1% internal voltage reference across –40 °C to
2-KB electrically erasable programmable read-only memory
+85 °C (14 ppm/°C)
(EEPROM) memory, 1 million cycles, and 20 years retention
24-channel direct memory access (DMA) with multilayer
AMBA high-performance bus (AHB) bus access
• Programmable chained descriptors and priorities
• High bandwidth 32-bit transfer support
Successive approximation register (SAR) analog-to-digital
converter (ADC), 12-bit at 1 Msps
Two 8-bit 8 Msps current digital-to-analog converters (DAC)
(IDACs) or 1 Msps voltage DACs (VDACs)
Four comparators with 95-ns response time
Low voltage, ultra low power
Two uncommitted opamps with 25-mA drive capability
Two configurable multifunction analog blocks. Example
configurations are programmable gain amplifier (PGA),
transimpedance amplifier (TIA), mixer, and sample and hold
CapSense support
Wide operating voltage range: 0.5 V to 5.5 V
High efficiency boost regulator from 0.5 V input to 1.8 V to
5.0 V output
2 mA at 6 MHz
Low power modes including:
Programming, debug, and trace
• 2-µA sleep mode with real time clock (RTC) and
low-voltage detect (LVD) interrupt
• 300-nA hibernate mode with RAM retention
JTAG (4-wire), serial wire debug (SWD) (2-wire), single-wire
viewer (SWV), and TRACEPORT interfaces
Cortex-M3 flash patch and breakpoint (FPB) block
Cortex-M3 Embedded Trace Macrocell™ (ETM™)
generates an instruction trace stream.
Cortex-M3 data watchpoint and trace (DWT) generates data
trace information
Cortex-M3 instrumentation trace macrocell (ITM) can be
used for printf-style debugging
Versatile I/O system
28 to 72 I/Os (62 GPIOs, 8 SIOs, 2 USBIOs[1]
Any GPIO to any digital or analog peripheral routability
LCD direct drive from any GPIO, up to 46x16 segments
CapSense® support from any GPIO[2]
1.2 V to 5.5 V I/O interface voltages, up to 4 domains
Maskable, independent IRQ on any pin or port
Schmitt-trigger transistor-transistor logic (TTL) inputs
All GPIOs configurable as open drain high/low,
pull-up/pull-down, High-Z, or strong output
Configurable GPIO pin state at power-on reset (POR)
25 mA sink on SIO
)
DWT, ETM, andITMblockscommunicatewithoff-chipdebug
and trace systems via the SWV or TRACEPORT
Bootloader programming supportable through I2C, SPI,
UART, USB, and other interfaces
Precision, programmable clocking
3- to 74-MHz internal oscillator over full temperature and
voltage range
4- to 33-MHz crystal oscillator for crystal PPM accuracy
Internal PLL clock generation up to 80 MHz
32.768-kHz watch crystal oscillator
Digital peripherals
20 to 24 programmable logic device (PLD) based universal
digital blocks (UDBs)
Full CAN 2.0b 16 RX, 8 TX buffers[1]
Low power internal oscillator at 1, 33, and 100 kHz
Full-Speed (FS) USB 2.0 12 Mbps using internal oscillator[1]
Up to four 16-bit configurable timer, counter, and PWM blocks
Library of standard peripherals
Temperature and packaging
–40°C to +85°C degrees industrial temperature
48-pin SSOP, 68-pin QFN, and 100-pin TQFP package
options
• 8-, 16-, 24-, and 32-bit timers, counters, and PWMs
• SPI, UART, and I2C
• Many others available in catalog
Notes
1. This feature on select devices only. See Ordering Information on page 91 for details.
2. GPIOs with opamp outputs are not recommended for use with CapSense
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document Number: 001-55035 Rev. *G
Revised September 2, 2010
[+] Feedback