Datasheet > CY7C4831

CY7C4831

更新时间： 2024-11-27 04:53:35

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		先进先出芯片
页数	文件大小	规格书
23页	286K
描述
256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C4831 数据手册

CY7C4831/4

CY7C4801/4811/4821

CY7C4831/4841/4851

256/512/1K/2K/4K/8K x9 x2

Double Sync FIFOs

These FIFOs have two independent sets of 9-bit input and

output ports that are controlled by separate clock and enable

signals. The input port is controlled by a free-running clock

(WCLKA,WCLKB) and two write-enable pins (WENA1,

WENA2/LDA, WENB1, WENB2/LDB).

Features

• Double high speed, low power, first-in first-out (FIFO)

memories

• Double 256 x 9 (CY7C4801)

• Double 512 x 9 (CY7C4811)

• Double 1K x 9 (CY7C4821)

• Double 2K x 9 (CY7C4831)

• Double 4K x 9 (CY7C4841)

• Double 8K x 9 (CY7C4851)

• Functionally equivalent to two CY7C4201/4211/4221/

4231/4241/4251 FIFOs in a single package

• 0.65 micron CMOS for optimum speed/power

• High-speed 100-MHz operation (10 ns read/write cycle

times)

• Offers optimal combination of large capacity, high

speed, design flexibility, and small footprint

• Fully asynchronous and simultaneous read and write

operation

• Four status flags per device: Empty, Full, and program-

mable Almost Empty/Almost Full

When (WENA1,WENB1) is LOW and (WENA2/LDA,

WENB2/LDB) is HIGH, data is written into the FIFO on the

rising edge of the (WCLKA,WCLKB) signal. While (WENA1,

WENA2/LDA, WENB1, WENB2/LDB) is held active, data is

continually written into the FIFO on each WCLKA, WCLKB

cycle. The output port is controlled in a similar manner by a

free-running read clock (RCLKA, RCLKB) and two read-en-

able pins ((RENA1,RENB1), (RENA2,RENB2)). In addition,

the CY7C48X1 has output enable pins (OEA, OEB) for each

FIFO. The read (RCLKA, RCLKB) and write (WCLKA,

WCLKB) clocks may be tied together for single-clock operation

or the two clocks may be run independently for asynchronous

read/write applications. Clock frequencies up to 100 MHz are

achievable.

Depth expansion is possible using one enable input for system

control, while the other enable is controlled by expansion logic

to direct the flow of data.

• Low power — I_CC1= 60mA

• Output Enable (OEA/OEB) pins

• Depth Expansion Capability

• Width Expansion Capability

• Space-saving 64-pin TQFP

The CY7C48X1 provides twosets of four different statuspins: Empty,

Full, Almost Empty, Almost Full. The Almost Empty/Almost Full flags

are programmable to single word granularity. The programmable

flags default to Empty+7 and Full–7.

The flags are synchronous, i.e., they change state relative to

either the read clock (RCLKA,RCLKB) or the write clock

(WCLKA,WCLKB). When entering or exiting the Empty and

Almost Empty states, the flags are updated exclusively by the

(RCLKA,RCLKB). The flags denoting Almost Full, and Full

states are updated exclusively by (WCLKA,WCLKB) The syn-

chronous flag architecture guarantees that the flags maintain

their status for at least one cycle

• PincompatibleandfunctionallyequivalenttoIDT72801,

72811, 72821, 72831, 72841,72851

Functional Description

The CY7C48X1 are Double high-speed, low-power, first-in

first-out (FIFO) memories with clocked read and write interfac-

es. All are 9 bits wide and operate as two separate FIFOs. The

CY7C48X1 are pin-compatible to IDT728X1. Programmable

features include Almost Full/Almost Empty flags. These FIFOs

provide solutions for a wide variety of data buffering needs,

including high-speed data acquisition, multiprocessor interfac-

es, and communications buffering.

All configurations are fabricated using an advanced 0.65µ

N-Well CMOS technology. Input ESD protection is greater than

2001V, and latch-up is prevented by the use of guard rings.

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

Document #: 38-06005 Rev. **

Revised January 15, 1997

12 3 4 5 6 7...23

中文翻译

下载PDF

与CY7C4831相关器件

型号	品牌	获取价格	描述	数据表
CY7C4831-10AC	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-10AI	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-15AC	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-15AI	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-25AC	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-25AI	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-35AC	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4831-35AI	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4841	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs
CY7C4841-10AC	CYPRESS	获取价格	256/512/1K/2K/4K/8K x9 x2 Double Sync FIFOs

与CY7C4831相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

64
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4831

CY7C4831 数据手册

与CY7C4831相关器件

与CY7C4831相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C4831

CY7C4831 数据手册

与CY7C4831相关器件

与CY7C4831相关文章

您还可以找

您在本页遇到什么问题？