1CY7C474
CY7C470
CY7C472
CY7C474
8K x 9 FIFO, 16K x 9 FIFO
32K x 9 FIFO with Programmable Flags
offered in 600-mil DIP, PLCC, and LCC packages. Each FIFO
memory is organized such that the data is read in the same
Features
• 8K x 9, 16K x 9, and 32K x 9 FIFO buffer memory
• Asynchronous read/write
• High-speed 33.3-MHz read/write independent of
depth/width
sequential order that it was written. Three status pins—Emp-
ty/Full (E/F), Programmable Almost Full/Empty (PAFE), and
Half Full (HF)—are provided to the user. These pins are de-
coded to determine one of six states: Empty, Almost Empty,
Less than Half Full, Greater than Half Full, Almost Full, and
Full.
• Low operating power
— I (max.) = 70 mA
CC
The read and write operations may be asynchronous; each
can occur at a rate of 33.3 MHz. The write operation occurs
when the write (W) signal goes LOW. Read occurs when read
(R) goes LOW. The nine data outputs go into a high-imped-
ance state when R is HIGH.
• Programmable Almost Full/Empty flag
• Empty, Almost Empty, Half Full, Almost Full, and Full
status flags
• Programmable retransmit
• Expandable in width
• 5V ± 10% supply
The user can store the value of the read pointer for retransmit
by using the MARK pin. A LOW on the retransmit (RT) input
causes the FIFO to resend data by resetting the read pointer
to the value stored in the mark pointer.
• TTL compatible
• Three-state outputs
In the standalone and width expansion configurations, a LOW
on the retransmit (RT) input causes the FIFO to resend the
data. With the mark feature, retransmit can start from any word
in the FIFO.
• Proprietary 0.8-micron CMOS technology
Functional Description
The CYC47X FIFO series consists of high-speed, low-power,
first-in first-out (FIFO) memories with programmable flags and
retransmit mark. The CY7C470, CY7C472, and CY7C474 are
8K, 16K, and 32K words by 9 bits wide, respectively. They are
The CYC47X series is fabricated using a proprietary 0.8-mi-
cron N-well CMOS technology. Input ESD protection is greater
than 2001V and latch-up is prevented by the use of reliable
layout techniques, guard rings, and a substrate bias generator.
Logic Block Diagram
Pin Configurations
DATAINPUTS
(D –D )
DIP
PLCC/LCC
Top View
0
8
Top View
V
cc
W
1
28
D
D
D
D
2
3
4
27
26
8
3
2
4
5
6
4
3
2
1
32 31 30
29
D
D
D
D
5
6
7
6
D
2
PROGRAMMABLE
FLAG REGISTER
28
27
7
25
24
23
22
21
D
1
NC
D
D
D
7
5
1
D
0
RT
8
9
26
25
24
23
0
6
RT
7C470
7C472
7C474
7C470
7C472
7C474
MARK
PAFE
MR
E/F
MARK
PAFE
MR
E/F
HF
7
FLAG
LOGIC
10
11
E/F
PAFE
8
Q
0
Q
0
9
HF
HF
Q
20
19
18
17
16
15
Q
1
7
Q
1
12
13
22
21
Q
7
10
11
12
13
NC
RAM ARRAY
8K x 9
16K x 9
R
Q
WRITE
POINTER
6
Q
6
READ
POINTER
Q
2
Q
2
W
RT
14 15 16 17 18 19 20
Q
Q
3
8
5
4
MARK
32K x 9
Q
Q
R
GND
14
7C470–2
MARK
POINTER
7C470–3
THREE–
STATE
BUFFERS
DATAOUTPUTS
(Q –Q )
0
8
MR
RESET
LOGIC
7C470–1
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
December 1990 – Revised April 1995