5秒后页面跳转
捷配首页

Datasheet > 存储 > FIFO> CY7C4271-10JC
CY7C4271-10JC PDF预览

CY7C4271-10JC

更新时间： 2024-02-18 08:26:34
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 先进先出芯片
页数 文件大小 规格书
18页 280K
描述
16K/32K x 9 Deep Sync FIFOs

阅读下载

中文翻译

获取价格

CY7C4271-10JC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：QFJ包装说明：PLASTIC, LCC-32
针数：32Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.32.00.71
风险等级：5.65最长访问时间：8 ns
其他特性：RETRANSMIT最大时钟频率 (fCLK)：100 MHz
周期时间：10 nsJESD-30 代码：R-PQCC-J32
JESD-609代码：e0长度：13.97 mm
内存密度：294912 bit内存集成电路类型：OTHER FIFO
内存宽度：9功能数量：1
端子数量：32字数：32768 words
字数代码：32000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：32KX9输出特性：3-STATE
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装等效代码：LDCC32,.5X.6
封装形状：RECTANGULAR封装形式：CHIP CARRIER
并行/串行：PARALLEL峰值回流温度（摄氏度）：225
电源：5 V认证状态：Not Qualified
座面最大高度：3.556 mm最大待机电流：0.015 A
子类别：FIFOs最大压摆率：0.04 mA
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：J BEND
端子节距：1.27 mm端子位置：QUAD
处于峰值回流温度下的最长时间：30宽度：11.43 mm

CY7C4271-10JC 数据手册

 浏览型号CY7C4271-10JC的Datasheet PDF文件第2页浏览型号CY7C4271-10JC的Datasheet PDF文件第3页浏览型号CY7C4271-10JC的Datasheet PDF文件第4页浏览型号CY7C4271-10JC的Datasheet PDF文件第5页浏览型号CY7C4271-10JC的Datasheet PDF文件第6页浏览型号CY7C4271-10JC的Datasheet PDF文件第7页 
CY7C4261  
CY7C4271  
16K/32K x 9 Deep Sync FIFOs  
Features  
Functional Description  
• High-speed, low-power, first-in first-out (FIFO)  
memories  
• 16K × 9 (CY7C4261)  
• 32K × 9 (CY7C4271)  
• 0.5-micron CMOS for optimum speed/power  
• High-speed 100-MHz operation (10-ns read/write cycle  
times)  
• Low power — ICC = 35 mA  
The CY7C4261/71 are high-speed, low-power FIFO  
memories with clocked read and write interfaces. All are nine  
bits wide. The CY7C4261/71 are pin-compatible to the  
CY7C42X1 Synchronous FIFO family. The CY7C4261/71 can  
be cascaded to increase FIFO width. Programmable features  
include Almost Full/Almost Empty flags. These FIFOs provide  
solutions for a wide variety of data buffering needs, including  
high-speed data acquisition, multiprocessor interfaces, and  
communications buffering.  
• Fully asynchronous and simultaneous read and write  
operation  
• Empty, Full,HalfFull, andprogrammableAlmostEmpty  
and Almost Full status flags  
These FIFOs have 9-bit input and output ports that are  
controlled by separate clock and enable signals. The input port  
is controlled by a free-running clock (WCLK) and two  
write-enable pins (WEN1, WEN2/LD).  
• TTL-compatible  
When WEN1 is LOW and WEN2/LD is HIGH, data is written  
into the FIFO on the rising edge of the WCLK signal. While  
WEN1, WEN2/LD is held active, data is continually written into  
the FIFO on each WCLK cycle. The output port is controlled in  
a similar manner by a free-running read clock (RCLK) and two  
read enable pins (REN1, REN2). In addition, the CY7C4261/71  
has an output enable pin (OE). The read (RCLK) and write  
(WCLK) clocks may be tied together for single-clock operation  
or the two clocks may be run independently for asynchronous  
read/write applications. Clock frequencies up to 100 MHz are  
achievable. Depth expansion is possible using one enable  
input for system control, while the other enable is controlled by  
expansion logic to direct the flow of data.  
• Output Enable (OE) pins  
• Independent read and write enable pins  
• Center power and ground pins for reduced noise  
• Supports free-running 50% duty cycle clock inputs  
• Width-Expansion Capability  
• Military temp SMD Offering – CY7C4271-15LMB  
• 32-pin PLCC/LCC and 32-pin TQFP  
• Pin-compatible density upgrade to CY7C42X1 family  
• Pin-compatible density upgrade to  
IDT72201/11/21/31/41/51  
PLCC/LCC  
Top View  
D
0 −  
Logic Block Diagram  
Pin Configuration  
8
INPUT  
REGISTER  
4
3
2
1
32 31 30  
29  
D
RS  
1
5
6
7
8
D
28  
27  
26  
0
WEN1  
WCLK  
WEN2/LD  
PAF  
PAE  
WCLK WEN1 WEN2/LD  
CY7C4261  
CY7C4271  
GND  
FLAG  
PROGRAM  
REGISTER  
V
9
25  
24  
23  
22  
21  
CC  
REN1  
RCLK  
REN2  
OE  
Q
8
10  
11  
12  
13  
Q
7
WRITE  
CONTROL  
Q
6
Q
5
EF  
14 15 16 17 18 19 20  
PAE  
PAF  
FF  
FLAG  
LOGIC  
TQFP  
RAM  
Top View  
ARRAY  
16Kx 9  
32Kx 9  
WRITE  
POINTER  
READ  
POINTER  
32 31 30 29 28 27 26 25  
1
2
3
4
5
6
7
8
24  
WEN1  
D
1
D
0
RESET  
LOGIC  
23  
WCLK  
RS  
WEN2/LD  
22  
21  
20  
19  
PAF  
PAE  
CY7C4261  
CY7C4271  
V
CC  
THREE-STATE  
OUTPUT REGISTER  
Q
8
GND  
REN1  
READ  
CONTROL  
Q
7
Q
6
RCLK  
REN2  
18  
17  
OE  
Q
5
Q
0 −  
9
10 11 12 13 14 15 16  
8
RCLK REN1 REN2  
Cypress Semiconductor Corporation  
Document #: 38-06015 Rev. *B  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Revised August 21, 2003  
1234567...18

中文翻译

下载PDF

与CY7C4271-10JC相关器件

型号 品牌 获取价格 描述 数据表
CY7C4271-10JCR CYPRESS

获取价格

 		FIFO, 32KX9, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4271-10JCT CYPRESS

获取价格

 		FIFO, 32KX9, 8ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4271-10JI CYPRESS

获取价格

 		16K/32K x 9 Deep Sync FIFOs
CY7C4271-10JIR CYPRESS

获取价格

 		FIFO, 32KX9, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4271-10JIT CYPRESS

获取价格

 		FIFO, 32KX9, 8ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32
CY7C4271-15AC CYPRESS

获取价格

 		16K/32K x 9 Deep Sync FIFOs
CY7C4271-15ACT CYPRESS

获取价格

 		FIFO, 32KX9, 10ns, Synchronous, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32
CY7C4271-15AI CYPRESS

获取价格

 		16K/32K x 9 Deep Sync FIFOs
CY7C4271-15AXCT CYPRESS

获取价格

 		FIFO, 32KX9, 10ns, Synchronous, CMOS, PQFP32, 7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32
CY7C4271-15JC CYPRESS

获取价格

 		16K/32K x 9 Deep Sync FIFOs

与CY7C4271-10JC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证