5秒后页面跳转
CY7C346-25JI PDF预览

CY7C346-25JI

更新时间: 2024-10-04 22:39:55
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
21页 470K
描述
USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)

CY7C346-25JI 数据手册

 浏览型号CY7C346-25JI的Datasheet PDF文件第2页浏览型号CY7C346-25JI的Datasheet PDF文件第3页浏览型号CY7C346-25JI的Datasheet PDF文件第4页浏览型号CY7C346-25JI的Datasheet PDF文件第5页浏览型号CY7C346-25JI的Datasheet PDF文件第6页浏览型号CY7C346-25JI的Datasheet PDF文件第7页 
USE ULTRA37000TM FOR  
ALL NEW DESIGNS  
CY7C346  
128-Macrocell MAX® EPLD  
The 128 macrocells in the CY7C346 are divided into eight  
LABs, 16 per LAB. There are 256 expander product terms, 32  
per LAB, to be used and shared by the macrocells within each  
LAB.  
Features  
• 128 macrocells in eight logic array blocks (LABs)  
• 20 dedicated inputs, up to 64 bidirectional I/O pins  
• Programmable interconnect array  
Each LAB is interconnected through the programmable inter-  
connect array, allowing all signals to be routed throughout the  
chip.  
• 0.8-micron double-metal CMOS EPROM technology  
• Available in 84-pin CLCC, PLCC, and 100-pin PGA,  
PQFP  
The speed and density of the CY7C346 allow it to be used in  
a wide range of applications, from replacement of large  
amounts of 7400-series TTL logic, to complex controllers and  
multifunction chips. With greater than 25 times the functionality  
of 20-pin PLDs, the CY7C346 allows the replacement of over  
50 TTL devices. By replacing large amounts of logic, the  
CY7C346 reduces board space, part count, and increases  
system reliability.  
Functional Description  
The CY7C346 is an Erasable Programmable Logic Device  
(EPLD) in which CMOS EPROM cells are used to configure  
logic functions within the device. The MAX® architecture is  
100% user-configurable, allowing the device to accommodate  
a variety of independent logic functions.  
Logic Block Diagram  
INPUT [59] (N4) . 36  
INPUT [60] (M5) . 37  
INPUT [61] (N5) . 38  
INPUT [64] (N6) . 41  
INPUT [65] (M7) . 42  
INPUT [66] (L7) . 43  
INPUT [67] (N7) . 44  
INPUT [70] (L8) . 47  
INPUT [71] (N9) . 48  
INPUT [72] (M9) . 49  
.
1 (C7) [16] INPUT/CLK  
..  
. 78 (A10) [9] .....  
. 79 (B9) [10] .....  
80 (A9) [11] .....  
. 83 (A8) [14] .....  
. 84 (B7) [15] .....  
INPUT  
INPUT  
INPUT  
INPUT  
INPUT  
INPUT  
INPUT  
INPUT  
INPUT  
..  
..  
..  
..  
2
5
6
7
(A7) [17] .....  
(C6) [20] .....  
(A5) [21] .....  
(B5) [22] .....  
SYSTEM CLOCK  
LAB A  
LAB H  
MACROCELL 120  
MACROCELL 119  
MACROCELL 118  
MACROCELL 117  
MACROCELL 116  
MACROCELL 115  
MACROCELL 114  
MACROCELL 113  
MACROCELL  
MACROCELL  
MACROCELL  
MACROCELL  
MACROCELL  
MACROCELL  
MACROCELL  
MACROCELL  
1
2
3
4
5
6
7
8
[100] (C13) NC  
[99] (D12) NC  
[98] (D13) 77  
[97] (E12) 76  
[96] (E13) 75  
[95] (F11) 74  
[92] (G13) 73  
[91] (G11) 72  
8 (B13) [1]  
9 (C12) [2]  
10 (A13) [3]  
11 (B12) [4]  
12 (A12) [5]  
13 (11) [6]  
NC (A11) [7]  
NC (B10) [8]  
MACROCELL 121–128  
MACROCELL 9–16  
LAB B  
LAB G  
MACROCELL 104  
MACROCELL 103  
MACROCELL 102  
MACROCELL 101  
MACROCELL 100  
MACROCELL 99  
MACROCELL 98  
MACROCELL 97  
MACROCELL 17  
MACROCELL 18  
MACROCELL 19  
MACROCELL 20  
MACROCELL 21  
MACROCELL 22  
MACROCELL 23  
MACROCELL 24  
14 (A4) [23]  
15 (B4) [24]  
16 (A3) [25]  
17 (A2) [26]  
18 (B3) [27]  
21 (A1) [28]  
NC (B2) [29]  
NC (B1) [30]  
[90] (G12) NC  
[89] (H13) NC  
[86] (J13) 71  
[85] (J12) 70  
[84] (K13) 69  
[83] (K12) 68  
[82] (L13) 67  
[81] (L12) 64  
MACROCELL 105–112  
MACROCELL 25–32  
P
I
LAB C  
A
LAB F  
MACROCELL 33  
MACROCELL 34  
MACROCELL 35  
MACROCELL 36  
MACROCELL 37  
MACROCELL 38  
MACROCELL 39  
MACROCELL 40  
22 (C2) [31]  
25 (C1) [32]  
26 (D2) [33]  
27 (D1) [34]  
28 (E2) [35]  
29 (E1) [36]  
NC (F1) [39]  
NC (G2)[40]  
[80] (M13) NC  
[79] (M12) NC  
[78] (N13) 63  
[77] (M11) 60  
[76] (N12) 59  
[75] (N11) 58  
[74] (M10) 57  
[73] (N10) 56  
MACROCELL 88  
MACROCELL 87  
MACROCELL 86  
MACROCELL 85  
MACROCELL 84  
MACROCELL 83  
MACROCELL 82  
MACROCELL 81  
MACROCELL 41–48  
MACROCELL 86–96  
LAB D  
LAB E  
MACROCELL 49  
MACROCELL 50  
MACROCELL 51  
MACROCELL 52  
MACROCELL 53  
MACROCELL 54  
MACROCELL 55  
MACROCELL 56  
[58] (M4) NC  
[57] (N3) NC  
[56] (M3) 55  
[55] (N2) 54  
[54] (M2) 53  
[53] (N1) 52  
[52] (L2) 51  
[51] (M1) 50  
MACROCELL 72  
MACROCELL 71  
MACROCELL 70  
MACROCELL 69  
MACROCELL 68  
MACROCELL 67  
MACROCELL 66  
MACROCELL 65  
30 (G3) [41]  
31 (G1) [42]  
32 (H3) [45]  
33 (J1) [46]  
34 (J2) [47]  
35 (K1) [48]  
NC (K2) [49]  
NC (L1) [50]  
MACROCELL 7380  
MACROCELL 57– 64  
() – PERTAIN TO 100-PIN PGA PACKAGE  
[ ] PERTAIN TO 100-PIN PQFP PACKAGE  
3, 20, 37, 54 (A6,B6,F12,F13,H1,H2,M8,N8) [18, 19, 43, 44, 68, 69, 93, 94]  
16, 33, 50, 67 (B8,C8,F2,F3,H11,H12,L6,M6) [12, 13, 37, 38, 62, 63, 87, 88]  
V
CC  
GND  
Cypress Semiconductor Corporation  
Document #: 38-03005 Rev. *B  
3901 North First Street  
San Jose, CA 95134  
408-943-2600  
Revised April 19, 2004  

与CY7C346-25JI相关器件

型号 品牌 获取价格 描述 数据表
CY7C346-25NC CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-25NI CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-25RC CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-25RI CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-30 CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-30HC CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-30HI CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-30HMB CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-30JC CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)
CY7C346-30JI CYPRESS

获取价格

USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD)