5秒后页面跳转
捷配首页

Datasheet > 可编程逻辑 > 可编程逻辑器件> CY7C341B-35RC/RI
CY7C341B-35RC/RI PDF预览

CY7C341B-35RC/RI

更新时间： 2024-11-16 22:15:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
12页 335K
描述
192-Macrocell MAX EPLD

阅读下载

中文翻译

获取价格

CY7C341B-35RC/RI 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：ObsoleteReach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.88
其他特性：NO系统内可编程：NO
JESD-30 代码：S-PQCC-J84JESD-609代码：e0
JTAG BST：NO宏单元数：192
端子数量：84最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：QCCJ封装等效代码：LDCC84,1.2SQ
封装形状：SQUARE封装形式：CHIP CARRIER
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
传播延迟：35 ns认证状态：Not Qualified
子类别：Programmable Logic Devices标称供电电压：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：TIN LEAD
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
Base Number Matches：1

CY7C341B-35RC/RI 数据手册

 浏览型号CY7C341B-35RC/RI的Datasheet PDF文件第2页浏览型号CY7C341B-35RC/RI的Datasheet PDF文件第3页浏览型号CY7C341B-35RC/RI的Datasheet PDF文件第4页浏览型号CY7C341B-35RC/RI的Datasheet PDF文件第5页浏览型号CY7C341B-35RC/RI的Datasheet PDF文件第6页浏览型号CY7C341B-35RC/RI的Datasheet PDF文件第7页 
USE ULTRA37000™ FOR  
ALL NEW DESIGNS  
CY7C341B  
192-Macrocell MAX® EPLD  
macrocells within each LAB. Each LAB is interconnected with  
a programmable interconnect array, allowing all signals to be  
routed throughout the chip.  
Features  
• 192 macrocells in 12 logic array blocks (LABs)  
• Eight dedicated inputs, 64 bidirectional I/O pins  
The speed and density of the CY7C341B allows it to be used  
in a wide range of applications, from replacement of large  
amounts of 7400-series TTL logic, to complex controllers and  
multifunction chips. With greater than 37 times the functionality  
of 20-pin PLDs, the CY7C341B allows the replacement of over  
75 TTL devices. By replacing large amounts of logic, the  
CY7C341B reduces board space, part count, and increases  
system reliability.  
• Advanced 0.65-micron CMOS technology to increase  
performance  
• Programmable interconnect array  
• 384 expander product terms  
• Available in 84-pin HLCC, PLCC, and PGA packages  
Functional Description  
Each LAB contains 16 macrocells. In LABs A, F, G, and L, 8  
macrocells are connected to I/O pins and eight are buried,  
while for LABs B, C, D, E, H, I, J, and K, four macrocells are  
connected to I/O pins and 12 are buried. Moreover, in addition  
to the I/O and buried macrocells, there are 32 single product  
term logic expanders in each LAB. Their use greatly enhances  
the capability of the macrocells without increasing the number  
of product terms in each macrocell.  
The CY7C341B is an Erasable Programmable Logic Device  
(EPLD) in which CMOS EPROM cells are used to configure  
logic functions within the device. The MAX® architecture is  
100% user-configurable, allowing the devices to accom-  
modate a variety of independent logic functions.  
The 192 macrocells in the CY7C341B are divided into 12 Logic  
Array Blocks (LABs), 16 per LAB. There are 384 expander  
product terms, 32 per LAB, to be used and shared by the  
Selection Guide  
7C341B-25  
7C341B-35  
Unit  
Maximum Access Time  
25  
35  
ns  
Cypress Semiconductor Corporation  
Document #: 38-03016 Rev. *C  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Revised April 22, 2004  
1234567...12

中文翻译

下载PDF

与CY7C341B-35RC/RI相关器件

型号 品牌 获取价格 描述 数据表
CY7C341B-35RI ETC

获取价格

 		UV-Erasable/OTP Complex PLD
CY7C341B-35RMB ETC

获取价格

 		UV-Erasable/OTP Complex PLD
CY7C342 CYPRESS

获取价格

 		128-Macrocell MAX EPLDs
CY7C342-25 CYPRESS

获取价格

 		128-Macrocell MAX EPLDs
CY7C342-25HI CYPRESS

获取价格

 		UV PLD, 51ns, 128-Cell, CMOS, CQCC68, WINDOWED, CERAMIC, LCC-68
CY7C342-25JC CYPRESS

获取价格

 		OT PLD, 51ns, 128-Cell, CMOS, PQCC68, PLASTIC, LCC-68
CY7C342-25JCR CYPRESS

获取价格

 		OT PLD, 51ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C342-25JCT CYPRESS

获取价格

 		OT PLD, 51ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C342-25JIR CYPRESS

获取价格

 		OT PLD, 51ns, CMOS, PQCC68, PLASTIC, LCC-68
CY7C342-25JIT CYPRESS

获取价格

 		OT PLD, 51ns, CMOS, PQCC68, PLASTIC, LCC-68

与CY7C341B-35RC/RI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证