5秒后页面跳转
CY7C331-25PC PDF预览

CY7C331-25PC

更新时间: 2024-11-25 06:51:47
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
18页 428K
描述
Asynchronous Registered EPLD

CY7C331-25PC 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, SLIM, PLASTIC, DIP-28
针数:28Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.36
其他特性:ASYNCHRONOUS REGISTERED; 12 I/O MACROCELLS; VARIABLE PRODUCT TERMS架构:PAL-TYPE
最大时钟频率:23.8 MHzJESD-30 代码:R-PDIP-T28
JESD-609代码:e0专用输入次数:12
I/O 线路数量:12输入次数:25
输出次数:12产品条款数:192
端子数量:28最高工作温度:70 °C
最低工作温度:组织:12 DEDICATED INPUTS, 12 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP28,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
可编程逻辑类型:OT PLD传播延迟:25 ns
认证状态:Not Qualified子类别:Programmable Logic Devices
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED

CY7C331-25PC 数据手册

 浏览型号CY7C331-25PC的Datasheet PDF文件第2页浏览型号CY7C331-25PC的Datasheet PDF文件第3页浏览型号CY7C331-25PC的Datasheet PDF文件第4页浏览型号CY7C331-25PC的Datasheet PDF文件第5页浏览型号CY7C331-25PC的Datasheet PDF文件第6页浏览型号CY7C331-25PC的Datasheet PDF文件第7页 
1CY7C331  
fax id: 6016  
CY7C331  
Asynchronous Registered EPLD  
• Low power  
Features  
— 90 mA typical ICC quiescent  
— 180 mA ICC maximum  
• Twelve I/O macrocells each having:  
— One state flip-flop with an XOR sum-of-products  
input  
— UV-erasable and reprogrammable  
— Programming and operation 100% testable  
— One feedback flip-flop with input coming from the  
I/O pin  
Functional Description  
— Independent (product term) set, reset, and clock in-  
puts on all registers  
The CY7C331 is the most versatile PLD available for asyn-  
chronous designs. Central resources include twelve full D-type  
flip-flops with separate set, reset, and clock capability. For in-  
creased utility, XOR gates are provided at the D-inputs and the  
product term allocation per flip-flop is variably distributed.  
— Asynchronous bypass capability on all registers un-  
der product term control (r = s = 1)  
— Global or local output enable on three-state I/O  
— Feedback from either register to the array  
I/O Resources  
• 192 product terms with variable distribution to macro-  
cells  
• 13 inputs, 12 feedback I/O pins, plus 6 shared I/O mac-  
rocell feedbacks for a total of 31 true and complemen-  
tary inputs  
• High speed: 20 ns maximum tPD  
• Security bit  
Pins 1 through 7 and 9 through 14 serve as array inputs; pin  
14 may also be used as a global output enable for the I/O  
macrocell three-state outputs. Pins 15 through 20 and 23  
through 28 are connected to I/O macrocells and may be man-  
aged as inputs or outputs depending on the configuration and  
the macrocell OE terms.  
• Space-saving 28-pin slim-line DIP package; also avail-  
able in 28-pin PLCC  
Logic Block Diagram  
OE/I  
I
I
I
I
I
GND  
8
I
I
I
I
I
I
I
0
12  
11  
10  
9
8
7
6
5
4
3
2
1
14  
13  
12  
11  
10  
9
7
6
5
4
3
2
1
PROGRAMMABLE AND ARRAY  
(192x62)  
4
12  
6
10  
8
8
8
8
10  
6
12  
4
15  
16  
I/O  
17  
I/O  
18  
I/O  
19  
20  
I/O  
21  
22  
23  
I/O  
24  
25  
27  
28  
26  
C331–1  
I/O  
11  
I/O  
7
GND  
V
CC  
I/O  
I/O  
I/O  
I/O  
I/O  
0
10  
9
8
6
5
4
3
2
1
Cypress Semiconductor Corporation  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
January 1989 – Revised December 1992  

与CY7C331-25PC相关器件

型号 品牌 获取价格 描述 数据表
CY7C331-25QMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-25TMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-25WC CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-25WMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-30DMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-30HMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-30LMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-30QMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-30TMB CYPRESS

获取价格

Asynchronous Registered EPLD
CY7C331-30WMB CYPRESS

获取价格

Asynchronous Registered EPLD