74
CY7C271
CY7C274
32K x 8 Power Switched and
Reprogrammable PROM
HIGH), the 7C271/7C274 automatically powers down into a
low-power stand-by mode. The CY7C271 is packaged in the
300-mil slim package. The CY7C274 is packaged in the indus-
try standard 600-mil package. Both the 7C271 and 7C274 are
available in a cerDIP package equipped with an erasure win-
dow to provide for reprogrammability. When exposed to UV
light, the PROM is erased and can be reprogrammed. The
memory cells utilize proven EPROM floating gate technology
and byte-wide intelligent programming algorithms.
Features
• CMOS for optimum speed/power
• Windowed for reprogrammability
• High speed
— 30 ns (commercial)
— 35 ns (military)
• Low power
The CY7C271 and CY7C274 offer the advantage of lower
power, superior performance, and programming yield. The
EPROM cell requires only 12.5V for the super voltage, and low
current requirements allow for gang programming. The
EPROM cells allow each memory location to be tested 100%
because each location is written into, erased, and repeatedly
exercised prior to encapsulation. Each PROM is also tested for
AC performance to guarantee that after customer program-
ming, the product will meet DC and AC specification limits.
— 660 mW (commercial)
— 715 mW (military)
• Super low standby power
— Less than 165 mW when deselected
• EPROM technology 100% programmable
• Slim 300-mil package (7C271)
• Direct replacement for bipolar PROMs
• Capable of withstanding >2001V static discharge
Reading the 7C271 is accomplished by placing active LOW
signals on CS1 and CE, and an active HIGH on CS2. Reading the
7C274 is accomplished by placing active LOW signals on OE and
CE. The contents of the memory location addressed by the address
lines (A0 − A14) will become available on the output lines (O0 − O7).
Functional Description
The CY7C271 and CY7C274 are high-performance
32,768-word by 8-bit CMOS PROMs. When disabled (CE
Pin Configurations
LogicBlockDiagram
DIP/Flatpack
DIP/Flatpack
V
V
CC
1
28
1
28
A
V
PP
CC
O
O
O
9
7
6
5
A
14
A
10
A
11
A
12
A
13
A
14
A
A
A
A
A
2
27
26
2
27
26
A
8
A
12
14
13
8
A
13
3
3
A
7
A
7
A
12
X ADDRESS
A
4
A
6
4
25
24
23
22
21
25
24
23
22
21
6
256 x 1024
8 x 1 OF 128
MULTIPLEXER
A
11
A
5
5
A
5
5
9
PROGRAMABLE
ARRAY
7C274
7C271
A
4
6
A
4
6
A
10
11
A
A
3
CS
OE
7
7
3
1
A
9
A
A
2
A
10
8
8
CS
2
2
A
8
A
1
A
1
CE
9
9
20
19
18
17
16
20
19
18
17
16
CE
A
7
A
0
A
0
10
11
12
13
10
11
12
13
O
O
O
O
7
7
O
4
O
3
A
O
O
O
O
6
0
6
0
6
O
O
O
O
5
O
4
O
3
1
1
5
4
3
A
5
O
2
O
2
A
4
14
14
GND
GND
15
15
A
3
Y ADDRESS
A
2
LCC/PLCC (Opaque Only) LCC/PLCC (Opaque Only)
O
O
2
A
1
4
4
3
A
0
3
2
3231 30
2
323130
1
1
A
A
A
NC
CS
CS
CE
A
8
12
13
14
29
29
A
A
A
A
6
6
5
5
6
7
8
5
6
7
8
1
A
A
9
28
27
26
25
24
23
22
21
28
27
26
25
24
23
22
21
5
POWER–DOWN
7C271
7C274
A
11
A
4
4
NC
OE
A
A
3
3
A
A
2
1
2
2
9
9
O
0
A
10
A
A
1
1
10
11
12
13
10
11
12
13
A
A
CE
0
0
CE
(7C271) CS
O
O
6
O
7
NC
O
NC
7
1
O
6
O
0
0
(7C271) CS
2
14151617 181920
14151617 181920
(7C274) OE
Cypress Semiconductor Corporation
Document #: 38-04008 Rev. **
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Revised March 4, 2002