5秒后页面跳转
CY7C274-30JIT PDF预览

CY7C274-30JIT

更新时间: 2024-01-01 23:01:08
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 开关电源开关可编程只读存储器
页数 文件大小 规格书
11页 240K
描述
OTP ROM, 32KX8, 30ns, CMOS, PQCC32, PLASTIC, LCC-32

CY7C274-30JIT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.600 INCH, WINDOWED, CERDIP-28
针数:28Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.32.00.61
风险等级:5.78最长访问时间:30 ns
其他特性:POWER SWITCHED PROMI/O 类型:COMMON
JESD-30 代码:R-GDIP-T28JESD-609代码:e0
长度:37.338 mm内存密度:262144 bit
内存集成电路类型:UVPROM内存宽度:8
功能数量:1端子数量:28
字数:32768 words字数代码:32000
工作模式:ASYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:32KX8
输出特性:3-STATE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:WDIP封装等效代码:DIP28,.6
封装形状:RECTANGULAR封装形式:IN-LINE, WINDOW
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V编程电压:12.5 V
认证状态:Not Qualified座面最大高度:5.715 mm
最大待机电流:0.03 A子类别:EPROMs
最大压摆率:0.12 mA最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:15.24 mmBase Number Matches:1

CY7C274-30JIT 数据手册

 浏览型号CY7C274-30JIT的Datasheet PDF文件第2页浏览型号CY7C274-30JIT的Datasheet PDF文件第3页浏览型号CY7C274-30JIT的Datasheet PDF文件第4页浏览型号CY7C274-30JIT的Datasheet PDF文件第5页浏览型号CY7C274-30JIT的Datasheet PDF文件第6页浏览型号CY7C274-30JIT的Datasheet PDF文件第7页 
1CY7C274  
CY7C271  
CY7C274  
32K x 8 Power Switched and  
Reprogrammable PROM  
low-power stand-by mode. The CY7C271 is packaged in the  
300-mil slim package. The CY7C274 is packaged in the  
industry standard 600-mil package. Both the CY7C271 and  
CY7C274 are available in a cerDIP package equipped with an  
erasure window to provide for reprogrammability. When  
exposed to UV light, the PROM is erased and can be repro-  
grammed. The memory cells utilize proven EPROM floating  
gate technology and byte-wide intelligent programming  
algorithms.  
Features  
• CMOS for optimum speed/power  
• Windowed for reprogrammability  
• High speed  
— 30 ns (Commercial)  
— 35 ns (Military)  
• Low power  
The CY7C271 and CY7C274 offer the advantage of lower  
power, superior performance, and programming yield. The  
EPROM cell requires only 12.5V for the super voltage, and low  
current requirements allow for gang programming. The  
EPROM cells allow each memory location to be tested 100%  
because each location is written into, erased, and repeatedly  
exercised prior to encapsulation. Each PROM is also tested  
for AC performance to guarantee that after customer  
programming, the product will meet DC and AC specification  
limits.  
— 660 mW (commercial)  
— 715 mW (military)  
• Super low standby power  
— Less than 165 mW when deselected  
• EPROM technology 100% programmable  
• Slim 300-mil package (7C271)  
• Direct replacement for bipolar PROMs  
• Capable of withstanding >2001V static discharge  
Reading the 7C271 is accomplished by placing active LOW  
signals on CS1 and CE, and an active HIGH on CS2. Reading the  
7C274 is accomplished by placing active LOW signals on OE and  
CE. The contents of the memory location addressed by the address  
lines (A0A14) will become available on the output lines (O0O7).  
Functional Description  
The CY7C271 and CY7C274 are high-performance  
32,768-word by 8-bit CMOS PROMs. When disabled (CE  
HIGH), the 7C271/7C274 automatically powers down into a  
Pin Configurations  
Logic Block Diagram  
DIP/Flatpack  
DIP/Flatpack  
V
V
CC  
1
28  
1
28  
A
V
PP  
CC  
O
O
O
9
7
6
5
A
14  
A
10  
A
11  
A
12  
A
13  
A
14  
A
A
A
A
A
2
27  
26  
2
27  
26  
A
8
A
12  
14  
13  
8
A
A
13  
3
3
A
7
A
7
12  
X ADDRESS  
A
4
A
6
4
25  
24  
23  
22  
21  
25  
24  
23  
22  
21  
6
256 x 1024  
8 x 1 OF 128  
MULTIPLEXER  
A
11  
A
10  
A
5
5
A
5
5
9
PROGRAMABLE  
ARRAY  
7C274  
7C271  
A
4
6
A
4
6
11  
A
A
3
CS  
OE  
7
7
3
1
A
9
A
A
2
A
10  
8
8
CS  
2
2
A
8
A
1
A
1
CE  
9
9
20  
19  
18  
17  
16  
20  
19  
18  
17  
16  
CE  
A
7
A
0
A
0
10  
11  
12  
13  
10  
11  
12  
13  
O
O
O
O
7
7
O
4
O
3
A
O
O
O
O
6
0
6
0
6
O
O
O
O
5
O
4
O
3
1
1
5
4
3
A
5
O
2
O
2
A
4
14  
14  
GND  
GND  
15  
15  
A
3
Y ADDRESS  
A
2
LCC/PLCC (Opaque Only) LCC/PLCC (Opaque Only)  
O
O
2
A
1
4
4
3
A
0
3
2
3231 30  
2
323130  
1
1
A
A
A
NC  
CS  
CS  
CE  
A
8
12  
13  
14  
29  
29  
A
A
A
A
6
6
5
5
6
7
8
5
6
7
8
1
A
A
9
28  
27  
26  
25  
24  
23  
22  
21  
28  
27  
26  
25  
24  
23  
22  
21  
5
POWER-DOWN  
7C271  
7C274  
A
11  
A
4
4
NC  
OE  
A
A
3
3
A
A
2
1
2
2
9
9
O
0
A
10  
A
A
1
1
10  
11  
12  
13  
10  
11  
12  
13  
A
A
CE  
0
0
CE  
(7C271) CS  
O
O
6
O
7
NC  
O
NC  
7
1
O
6
O
0
0
(7C271) CS  
2
14151617 181920  
14151617 181920  
(7C274) OE  
Cypress Semiconductor Corporation  
Document #: 38-04008 Rev. *B  
3901 North First Street  
San Jose  
CA 95134  
408-943-2600  
Revised December 27, 2002  

与CY7C274-30JIT相关器件

型号 品牌 描述 获取价格 数据表
CY7C274-30PC CYPRESS OTP ROM, 32KX8, 30ns, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28

获取价格

CY7C274-30PI CYPRESS OTP ROM, 32KX8, 30ns, CMOS, PDIP28, 0.300 INCH, SLIM, PLASTIC, DIP-28

获取价格

CY7C274-30WC CYPRESS 32K x 8 Power Switched and Reprogrammable PROM

获取价格

CY7C274-30WI CYPRESS UVPROM, 32KX8, 30ns, CMOS, CDIP28, 0.300 INCH, WINDOWED, SLIM, CERDIP-28

获取价格

CY7C274-35DMB ETC EPROM|32KX8|CMOS|DIP|28PIN|CERAMIC

获取价格

CY7C274-35JC CYPRESS OTP ROM, 32KX8, 35ns, CMOS, PQCC32, PLASTIC, LCC-32

获取价格