Datasheet > 存储 > SRAM> CY7C1561KV18-550BZXI

CY7C1561KV18-550BZXI

更新时间： 2024-11-24 06:51:47

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
28页	813K
描述
72-Mbit QDR-II+ SRAM 4-Word Burst Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1561KV18-550BZXI 数据手册

浏览型号CY7C1561KV18-550BZXI的Datasheet PDF文件第2页

浏览型号CY7C1561KV18-550BZXI的Datasheet PDF文件第3页

浏览型号CY7C1561KV18-550BZXI的Datasheet PDF文件第4页

浏览型号CY7C1561KV18-550BZXI的Datasheet PDF文件第5页

浏览型号CY7C1561KV18-550BZXI的Datasheet PDF文件第6页

浏览型号CY7C1561KV18-550BZXI的Datasheet PDF文件第7页

CY7C1561KV18, CY7C1576KV18

CY7C1563KV18, CY7C1565KV18

PRELIMINARY

72-Mbit QDR™-II+ SRAM 4-Word Burst

Architecture (2.5 Cycle Read Latency)

Features

Configurations

■ Separate Independent Read and Write Data Ports

❐ Supports concurrent transactions

With Read Cycle Latency of 2.5 cycles:

CY7C1561KV18 – 8M x 8

■ 550 MHz Clock for High Bandwidth

CY7C1576KV18 – 8M x 9

CY7C1563KV18 – 4M x 18

CY7C1565KV18 – 2M x 36

■ 4-word Burst for Reducing Address Bus Frequency

■ Double Data Rate (DDR) Interfaces on both Read and Write

Ports (data transferred at 1100 MHz) at 550 MHz

Functional Description

■ Available in 2.5 Clock Cycle Latency

The CY7C1561KV18, CY7C1576KV18, CY7C1563KV18, and

CY7C1565KV18 are 1.8V Synchronous Pipelined SRAMs,

equipped with QDR-II+ architecture. Similar to QDR-II archi-

tecture, QDR-II+ architecture consists of two separate ports: the

read port and the write port to access the memory array. The

read port has dedicated data outputs to support read operations

and the write port has dedicated data inputs to support write

operations. QDR-II+ architecture has separate data inputs and

data outputs to completely eliminate the need to “turnaround” the

data bus that exists with common I/O devices. Each port is

accessed through a common address bus. Addresses for read

and write addresses are latched on alternate rising edges of the

input (K) clock. Accesses to the QDR-II+ read and write ports are

completely independent of one another. To maximize data

throughput, both read and write ports are equipped with DDR

interfaces. Each address location is associated with four 8-bit

words (CY7C1561KV18), 9-bit words (CY7C1576KV18), 18-bit

words (CY7C1563KV18), or 36-bit words (CY7C1565KV18) that

burst sequentially into or out of the device. Because data is trans-

ferred into and out of the device on every rising edge of both input

clocks (K and K), memory bandwidth is maximized while simpli-

fying system design by eliminating bus “turnarounds”.

■ Two Input Clocks (K and K) for precise DDR Timing

❐ SRAM uses rising edges only

■ Echo Clocks (CQ and CQ) simplify Data Capture inHigh Speed

Systems

■ Data Valid Pin (QVLD) to indicate Valid Data on the Output

■ Single Multiplexed Address Input Bus latches Address Inputs

for Read and Write Ports

■ Separate Port selects for Depth Expansion

■ Synchronous Internally Self-timed Writes

■ QDR™-II+ operates with 2.5 cycle read latency when DOFF is

asserted HIGH

■ OperatessimilartoQDR-IDevicewithoneCycleReadLatency

when DOFF is asserted LOW

■ Available in x8, x9, x18, and x36 Configurations

■ Full Data Coherency, providing Most Current Data

[1]

■ Core V_DD= 1.8V± 0.1V; I/O V_DDQ= 1.4V to V_DD

❐ Supports both 1.5V and 1.8V I/O supply

■ HSTL Inputs and Variable Drive HSTL Output Buffers

■ Available in 165-Ball FBGA Package (13 x 15 x 1.4 mm)

■ Offered in both Pb-free and non Pb-free Packages

■ JTAG 1149.1 compatible Test Access Port

■ Phase-Locked Loop (PLL) for Accurate Data Placement

Table 1. Selection Guide

Depth expansion is accomplished with port selects, which

enables each port to operate independently.

All synchronous inputs pass through input registers controlled by

the K or K input clocks. All data outputs pass through output

registers controlled by the K or K input clocks. Writes are

conducted with on-chip synchronous self-timed write circuitry.

Description

Maximum Operating Frequency

Maximum Operating Current

550 MHz

500 MHz

500

450 MHz

450

400 MHz

400

Unit

MHz

550

900

920

1310

830

760

690

830

760

690

x18

x36

850

780

710

1210

1100

1000

Note

1. The Cypress QDR-II+ devices surpass the QDR consortium specification and can support V

= 1.4V to V

DDQ

Cypress Semiconductor Corporation

Document Number: 001-15878 Rev. *E

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised April 03, 2009

[+] Feedback

12 3 4 5 6 7...28

中文翻译

下载PDF

与CY7C1561KV18-550BZXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1561V18	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18_08	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-300BZC	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-300BZI	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-300BZXC	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-300BZXI	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-333BZC	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-333BZI	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-333BZXC	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu
CY7C1561V18-333BZXI	CYPRESS	获取价格	72-Mbit QDR⑩-II+ SRAM 4-Word Burst Architectu

与CY7C1561KV18-550BZXI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

38
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

30
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

58
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

54

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1561KV18-550BZXI

CY7C1561KV18-550BZXI 数据手册

与CY7C1561KV18-550BZXI相关器件

与CY7C1561KV18-550BZXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1561KV18-550BZXI

CY7C1561KV18-550BZXI 数据手册

与CY7C1561KV18-550BZXI相关器件

与CY7C1561KV18-550BZXI相关文章

您还可以找

您在本页遇到什么问题？