5秒后页面跳转
CY7C1480V33-200BGC PDF预览

CY7C1480V33-200BGC

更新时间: 2024-11-07 13:07:11
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
32页 1290K
描述
Cache SRAM, 2MX36, 3ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119

CY7C1480V33-200BGC 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119针数:119
Reach Compliance Code:compliantECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.78
最长访问时间:3 ns其他特性:PIPELINED ARCHITECTURE
最大时钟频率 (fCLK):200 MHzI/O 类型:COMMON
JESD-30 代码:R-PBGA-B119长度:22 mm
内存密度:75497472 bit内存集成电路类型:CACHE SRAM
内存宽度:36功能数量:1
端子数量:119字数:2097152 words
字数代码:2000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:2MX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA119,7X17,50封装形状:RECTANGULAR
封装形式:GRID ARRAY并行/串行:PARALLEL
电源:2.5/3.3,3.3 V认证状态:Not Qualified
座面最大高度:2.4 mm最小待机电流:3.14 V
子类别:SRAMs最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

CY7C1480V33-200BGC 数据手册

 浏览型号CY7C1480V33-200BGC的Datasheet PDF文件第2页浏览型号CY7C1480V33-200BGC的Datasheet PDF文件第3页浏览型号CY7C1480V33-200BGC的Datasheet PDF文件第4页浏览型号CY7C1480V33-200BGC的Datasheet PDF文件第5页浏览型号CY7C1480V33-200BGC的Datasheet PDF文件第6页浏览型号CY7C1480V33-200BGC的Datasheet PDF文件第7页 
CY7C1480V33  
CY7C1482V33  
CY7C1486V33  
72-Mbit (2M x 36/4M x 18/1M x 72)  
Pipelined Sync SRAM  
Features  
Functional Description[1]  
• Supports bus operation up to 250 MHz  
• Available speed grades are 250, 200, and 167 MHz  
• Registered inputs and outputs for pipelined operation  
• 3.3V core power supply  
The CY7C1480V33/CY7C1482V33/CY7C1486V33 SRAM  
integrates 2M x 36/4M x 18/1M × 72 SRAM cells with  
advanced synchronous peripheral circuitry and a two-bit  
counter for internal burst operation. All synchronous inputs are  
gated by registers controlled by a positive-edge-triggered  
Clock Input (CLK). The synchronous inputs include all  
addresses, all data inputs, address-pipelining Chip Enable  
(CE1), depth-expansion Chip Enables (CE2 and CE3), Burst  
Control inputs (ADSC, ADSP, and ADV), Write Enables (BWX,  
and BWE), and Global Write (GW). Asynchronous inputs  
include the Output Enable (OE) and the ZZ pin.  
• 2.5V/3.3V I/O operation  
• Fast clock-to-output times  
— 3.0 ns (for 250 MHz device)  
• Provide high performance 3-1-1-1 access rate  
• User selectable burst counter supporting Intel®  
Pentium® interleaved or linear burst sequences  
Addresses and chip enables are registered at the rising edge  
of the clock when either Address Strobe Processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent  
burst addresses can be internally generated as controlled by  
the Advance pin (ADV).  
• Separate processor and controller address strobes  
• Synchronous self timed writes  
• Asynchronous output enable  
• Single cycle chip deselect  
Address, data inputs, and write controls are registered on-chip  
to initiate a self timed write cycle.This part supports byte write  
operations (see “Pin Definitions” on page 7 and “Truth Table”  
on page 10 for further details). Write cycles can be one to two  
or four bytes wide as controlled by the byte write control inputs.  
GW when active LOW causes all bytes to be written.  
• CY7C1480V33, CY7C1482V33 available in  
JEDEC-standard Pb-free 100-pin TQFP, Pb-free and  
non-Pb-free 165-ball FBGA package. CY7C1486V33  
available in Pb-free and non-Pb-free 209-ball FBGA  
package  
The CY7C1480V33/CY7C1482V33/CY7C1486V33 operates  
from a +3.3V core power supply while all outputs may operate  
with either a +2.5 or +3.3V supply. All inputs and outputs are  
JEDEC standard JESD8-5 compatible.  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• “ZZ” Sleep Mode option  
Selection Guide  
250 MHz  
3.0  
200 MHz  
3.0  
167 MHz  
3.4  
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
Maximum CMOS Standby Current  
500  
500  
450  
mA  
mA  
120  
120  
120  
Note  
1. For best practices recommendations, please refer to the Cypress application note AN1064, SRAM System Guidelines.  
Cypress Semiconductor Corporation  
Document #: 38-05283 Rev. *H  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised April 23, 2007  
[+] Feedback  

与CY7C1480V33-200BGC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1480V33-200BZC CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-200BZI CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-200BZXC CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-200BZXI CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-250AXC CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-250AXI CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-250BGC CYPRESS

获取价格

Cache SRAM, 2MX36, 2.6ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
CY7C1480V33-250BZC CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-250BZI CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM
CY7C1480V33-250BZXC CYPRESS

获取价格

72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM