Datasheet > 存储 > SRAM> CY7C1470V33-250BZXI

CY7C1470V33-250BZXI

更新时间： 2024-11-16 05:19:39

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
29页	515K
描述
72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL⑩ Architecture

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1470V33-250BZXI 数据手册

浏览型号CY7C1470V33-250BZXI的Datasheet PDF文件第2页

浏览型号CY7C1470V33-250BZXI的Datasheet PDF文件第3页

浏览型号CY7C1470V33-250BZXI的Datasheet PDF文件第4页

浏览型号CY7C1470V33-250BZXI的Datasheet PDF文件第5页

浏览型号CY7C1470V33-250BZXI的Datasheet PDF文件第6页

CY7C1470V33

CY7C1472V33

CY7C1474V33

72-Mbit (2M x 36/4M x 18/1M x 72)

Pipelined SRAM with NoBL™ Architecture

Features

Functional Description

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are

• Pin-compatible and functionally equivalent to ZBT™

• Supports 250-MHz bus operations with zero wait states

— Available speed grades are 250, 200 and 167 MHz

3.3V, 2M x 36/4M x 18/1M x 72 Synchronous pipelined burst

SRAMs with No Bus Latency™ (NoBL™) logic, respectively.

They are designed to support unlimited true back-to-back

Read/Write operations with no wait states. The

CY7C1470V33, CY7C1472V33, and CY7C1474V33 are

equipped with the advanced (NoBL) logic required to enable

consecutive Read/Write operations with data being trans-

ferred on every clock cycle. This feature dramatically improves

the throughput of data in systems that require frequent

Write/Read transitions. The CY7C1470V33, CY7C1472V33,

and CY7C1474V33 are pin compatible and functionally equiv-

alent to ZBT devices.

• Internally self-timed output buffer control to eliminate

the need to use asynchronous OE

• Fully registered (inputs and outputs) for pipelined

operation

• Byte Write capability

• Single 3.3V power supply

• 3.3V/2.5V I/O power supply

• Fast clock-to-output time

All synchronous inputs pass through input registers controlled

by the rising edge of the clock. All data outputs pass through

output registers controlled by the rising edge of the clock. The

clock input is qualified by the Clock Enable (CEN) signal,

which when deasserted suspends operation and extends the

previous clock cycle.

— 3.0 ns (for 250-MHz device)

• Clock Enable (CEN) pin to suspend operation

• Synchronous self-timed writes

• CY7C1470V33, CY7C1472V33 available in

JEDEC-standard lead-free 100-pin TQFP, lead-free and

non-lead-free 165-ball FBGA package. CY7C1474V33

available in lead-free and non-lead-free 209 ball FBGA

package

Write operations are controlled by the Byte Write Selects

(BW_a–BW_hfor CY7C1474V33, BW_a–BW_dfor CY7C1470V33

and BW_a–BW_bfor CY7C1472V33) and a Write Enable (WE)

input. All writes are conducted with on-chip synchronous

self-timed write circuitry.

• IEEE 1149.1 JTAG Boundary Scan compatible

• Burst capability—linear or interleaved burst order

• “ZZ” Sleep Mode option and Stop Clock option

Three synchronous Chip Enables (CE₁, CE₂, CE₃) and an

asynchronous Output Enable (OE) provide for easy bank

selection and output tri-state control. In order to avoid bus

contention, the output drivers are synchronously tri-stated

during the data portion of a write sequence.

Logic Block Diagram-CY7C1470V33 (2M x 36)

ADDRESS

A0, A1, A

A1'

A0'

BURST

LOGIC

MODE

ADV/LD

CLK

CEN

WRITE ADDRESS

ADV/LD

WRITE REGISTRY

AND DATA COHERENCY

CONTROL LOGIC

MEMORY

ARRAY

DQs

DQP

WRITE

DRIVERS

INPUT

READ LOGIC

CE1

CE2

CE3

SLEEP

CONTROL

Cypress Semiconductor Corporation

Document #: 38-05289 Rev. *I

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised June 20, 2006

[+] Feedback

12 3 4 5 6 7...29

中文翻译

下载PDF

与CY7C1470V33-250BZXI相关器件

型号	品牌	获取价格	描述	数据表
CY7C1470V33-300BGC	CYPRESS	获取价格	ZBT SRAM, 2MX36, 2.2ns, CMOS, PBGA119
CY7C1470V33-300BZC	CYPRESS	获取价格	ZBT SRAM, 2MX36, 2.2ns, CMOS, PBGA165
CY7C1471BV25	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug
CY7C1471BV25_11	CYPRESS	获取价格	72-Mbit (2 M x 36/4 M x 18/1 M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1471BV25-100AXC	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug
CY7C1471BV25-100AXI	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug
CY7C1471BV25-100BZC	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug
CY7C1471BV25-100BZI	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug
CY7C1471BV25-100BZXC	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug
CY7C1471BV25-100BZXI	CYPRESS	获取价格	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Throug

与CY7C1470V33-250BZXI相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

14
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

8
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1470V33-250BZXI

CY7C1470V33-250BZXI 数据手册

与CY7C1470V33-250BZXI相关器件

与CY7C1470V33-250BZXI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1470V33-250BZXI

CY7C1470V33-250BZXI 数据手册

与CY7C1470V33-250BZXI相关器件

与CY7C1470V33-250BZXI相关文章

您还可以找

您在本页遇到什么问题？