5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C1447AV33-100BGC
CY7C1447AV33-100BGC PDF预览

CY7C1447AV33-100BGC

更新时间： 2024-12-01 05:19:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 静态存储器
页数 文件大小 规格书
31页 567K
描述
36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM

阅读下载

中文翻译

获取价格

CY7C1447AV33-100BGC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：14 X 22 MM, 1.76 MM HEIGHT, FBGA-209
针数：209Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.92最长访问时间：8.5 ns
其他特性：FLOW-THROUGH ARCHITECTURE最大时钟频率 (fCLK)：100 MHz
I/O 类型：COMMONJESD-30 代码：R-PBGA-B209
JESD-609代码：e0长度：22 mm
内存密度：37748736 bit内存集成电路类型：CACHE SRAM
内存宽度：72功能数量：1
端子数量：209字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：512KX72输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装等效代码：BGA209,11X19,40封装形状：RECTANGULAR
封装形式：GRID ARRAY并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.5/3.3,3.3 V
认证状态：Not Qualified座面最大高度：1.96 mm
最大待机电流：0.12 A最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.29 mA
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

CY7C1447AV33-100BGC 数据手册

 浏览型号CY7C1447AV33-100BGC的Datasheet PDF文件第2页浏览型号CY7C1447AV33-100BGC的Datasheet PDF文件第3页浏览型号CY7C1447AV33-100BGC的Datasheet PDF文件第4页浏览型号CY7C1447AV33-100BGC的Datasheet PDF文件第5页浏览型号CY7C1447AV33-100BGC的Datasheet PDF文件第6页浏览型号CY7C1447AV33-100BGC的Datasheet PDF文件第7页 
CY7C1441AV33  
CY7C1443AV33  
CY7C1447AV33  
36-Mbit (1M x 36/2M x 18/512K x 72)  
Flow-Through SRAM  
Features  
Functional Description[1]  
• Supports 133-MHz bus operations  
• 1M x 36/2M x 18/512K x 72 common I/O  
• 3.3V core power supply  
The CY7C1441AV33/CY7C1443AV33/CY7C1447AV33 are  
3.3V, 1M x 36/2M x 18/512K x 72 Synchronous Flow-through  
SRAMs, respectively designed to interface with high-speed  
microprocessors with minimum glue logic. Maximum access  
delay from clock rise is 6.5 ns (133-MHz version). A 2-bit  
on-chip counter captures the first address in a burst and incre-  
ments the address automatically for the rest of the burst  
access. All synchronous inputs are gated by registers  
controlled by a positive-edge-triggered Clock Input (CLK). The  
synchronous inputs include all addresses, all data inputs,  
address-pipelining Chip Enable (CE1), depth-expansion Chip  
Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP,  
• 2.5V or 3.3V I/O power supply  
• Fast clock-to-output times  
— 6.5 ns (133-MHz version)  
• Provide high-performance 2-1-1-1 access rate  
• User-selectable burst counter supporting Intel®  
Pentium® interleaved or linear burst sequences  
and ADV), Write Enables (BWx, and BWE), and Global Write  
(GW). Asynchronous inputs include the Output Enable (OE)  
and the ZZ pin.  
• Separate processor and controller address strobes  
• Synchronous self-timed write  
• Asynchronous output enable  
The CY7C1441AV33/CY7C1443AV33/CY7C1447AV33 allows  
either interleaved or linear burst sequences, selected by the  
MODE input pin. A HIGH selects an interleaved burst  
sequence, while a LOW selects a linear burst sequence. Burst  
accesses can be initiated with the Processor Address Strobe  
(ADSP) or the cache Controller Address Strobe (ADSC)  
inputs. Address advancement is controlled by the Address  
Advancement (ADV) input.  
• CY7C1441AV33, CY7C1443AV33 available in  
JEDEC-standard lead-free 100-pin TQFP package,  
lead-free and non-lead-free 165-ball FBGA package.  
CY7C1447AV33 available in lead-free and non-lead-free  
209-ball FBGA package  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• “ZZ” Sleep Mode option  
Addresses and chip enables are registered at rising edge of  
clock when either Address Strobe Processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent  
burst addresses can be internally generated as controlled by  
the Advance pin (ADV).  
The  
CY7C1441AV33/CY7C1443AV33/CY7C1447AV33  
operates from a +3.3V core power supply while all outputs may  
operate with either a +2.5 or +3.3V supply. All inputs and  
outputs are JEDEC-standard JESD8-5-compatible.  
Selection Guide  
133 MHz  
6.5  
100 MHz  
8.5  
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
Maximum CMOS Standby Current  
310  
290  
mA  
mA  
120  
120  
Note:  
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
Cypress Semiconductor Corporation  
Document #: 38-05357 Rev. *F  
•
198 Champion Court  
•
San Jose, CA 95134-1709  
•
408-943-2600  
Revised June 23, 2006  
[+] Feedback  
1234567...31

中文翻译

下载PDF

与CY7C1447AV33-100BGC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1447AV33-100BGI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447AV33-100BGXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447AV33-100BGXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447AV33-133BGC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447AV33-133BGI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447AV33-133BGXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447AV33-133BGXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1447V33-117BX CYPRESS

获取价格

 		Standard SRAM, 512KX72, 7.5ns, CMOS, PBGA209, 14 X 22 MM, 2.20 MM HEIGHT, PLASTIC, BGA-209
CY7C144AV CYPRESS

获取价格

 		3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM
CY7C144AV_12 CYPRESS

获取价格

 		3.3 V 8 K / 16 K × 8 Asynchronous Dual-Port

与CY7C1447AV33-100BGC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证