5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> CY7C1446AV33-200BGC
CY7C1446AV33-200BGC PDF预览

CY7C1446AV33-200BGC

更新时间： 2024-12-01 05:19:35
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储内存集成电路静态存储器
页数 文件大小 规格书
27页 392K
描述
36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM

阅读下载

中文翻译

获取价格

CY7C1446AV33-200BGC 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：BGA包装说明：22 X 14 MM, 1.76 MM HEIGHT, FBGA-209
针数：209Reach Compliance Code：compliant
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.92Is Samacsys：N
最长访问时间：3.2 ns其他特性：PIPELINED ARCHITECTURE
JESD-30 代码：R-PBGA-B209JESD-609代码：e0
长度：22 mm内存密度：37748736 bit
内存集成电路类型：CACHE SRAM内存宽度：72
功能数量：1端子数量：209
字数：524288 words字数代码：512000
工作模式：SYNCHRONOUS最高工作温度：70 °C
最低工作温度：组织：512KX72
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装形状：RECTANGULAR封装形式：GRID ARRAY
并行/串行：PARALLEL峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified座面最大高度：1.76 mm
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

CY7C1446AV33-200BGC 数据手册

 浏览型号CY7C1446AV33-200BGC的Datasheet PDF文件第2页浏览型号CY7C1446AV33-200BGC的Datasheet PDF文件第3页浏览型号CY7C1446AV33-200BGC的Datasheet PDF文件第4页浏览型号CY7C1446AV33-200BGC的Datasheet PDF文件第5页浏览型号CY7C1446AV33-200BGC的Datasheet PDF文件第6页浏览型号CY7C1446AV33-200BGC的Datasheet PDF文件第7页 
CY7C1440AV33  
CY7C1442AV33  
CY7C1446AV33  
PRELIMINARY  
36-Mbit (1M x 36/2M x 18/512K x 72)  
Pipelined Sync SRAM  
Features  
Functional Description[1]  
• Supports bus operation up to 250 MHz  
The CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 SRAM  
integrates 1,048,576 x 36, 2,097,152 x 18 and 524,288 x 72  
SRAM cells with advanced synchronous peripheral circuitry  
• Available speed grades are 250, 200,167 MHz  
• Registered inputs and outputs for pipelined operation  
• 3.3V core power supply  
and a two-bit counter for internal burst operation. All  
synchronous inputs are gated by registers controlled by a  
positive-edge-triggered Clock Input (CLK). The synchronous  
inputs include all addresses, all data inputs, address-pipelining  
Chip Enable (CE1), depth-expansion Chip Enables (CE2 and  
CE3[2]), Burst Control inputs (ADSC, ADSP, and ADV), Write  
Enables (BWX and BWE), and Global Write (GW).  
Asynchronous inputs include the Output Enable (OE) and the  
ZZ pin.  
• 2.5V/3.3V I/O operation  
• Fast clock-to-output times  
— 2.6 ns (for 250-MHz device)  
— 3.2 ns (for 200-MHz device)  
— 3.4 ns (for 167-MHz device)  
Addresses and chip enables are registered at rising edge of  
clock when either Address Strobe Processor (ADSP) or  
Address Strobe Controller (ADSC) are active. Subsequent  
burst addresses can be internally generated as controlled by  
the Advance pin (ADV).  
• Provide high-performance 3-1-1-1 access rate  
• User-selectable burst counter supporting Intel®  
Pentium® interleaved or linear burst sequences  
• Separate processor and controller address strobes  
• Synchronous self-timed writes  
Address, data inputs, and write controls are registered on-chip  
to initiate a self-timed Write cycle.This part supports Byte Write  
operations (see Pin Descriptions and Truth Table for further  
details). Write cycles can be one to two or four bytes wide as  
controlled by the byte write control inputs. GW when active  
• Asynchronous output enable  
• Single Cycle Chip Deselect  
• Offered in JEDEC-standard 100-pin TQFP, 165-Ball  
fBGA and 209-Ball fBGA packages  
causes all bytes to be written.  
LOW  
The  
CY7C1440AV33/CY7C1442AV33/CY7C1446AV33  
• Also available in lead-free packages  
• IEEE 1149.1 JTAG-Compatible Boundary Scan  
• “ZZ” Sleep Mode Option  
operates from a +3.3V core power supply while all outputs may  
operate with either a +2.5 or +3.3V supply. All inputs and  
outputs are JEDEC-standard JESD8-5-compatible.  
Selection Guide  
250 MHz  
2.6  
200 MHz  
3.2  
167 MHz  
3.4  
Unit  
ns  
Maximum Access Time  
Maximum Operating Current  
Maximum CMOS Standby Current  
475  
425  
375  
mA  
mA  
100  
100  
100  
Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.  
Notes:  
1. For best-practices recommendations, please refer to the Cypress application note System Design Guidelines on www.cypress.com.  
2. CE , CE are for TQFP and 165 fBGA package only.  
3
2
Cypress Semiconductor Corporation  
Document #: 38-05383 Rev. *B  
•
3901 North First Street  
•
San Jose, CA 95134  
•
408-943-2600  
Revised January 31, 2005  
1234567...27

中文翻译

下载PDF

与CY7C1446AV33-200BGC相关器件

型号 品牌 获取价格 描述 数据表
CY7C1446AV33-200BGI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446AV33-200BGXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446AV33-200BGXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446AV33-250BGC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446AV33-250BGI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446AV33-250BGXC CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446AV33-250BGXI CYPRESS

获取价格

 		36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM
CY7C1446V33-167BX CYPRESS

获取价格

 		Cache SRAM, 512KX72, 3.5ns, CMOS, PBGA209, 14 X 22 MM, 2.20 MM HEIGHT, PLASTIC, BGA-209
CY7C1446V33-167BZC CYPRESS

获取价格

 		Cache SRAM, 512KX72, 3.5ns, CMOS, PBGA165, 15 X 17 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1446V33-200AC CYPRESS

获取价格

 		Cache SRAM, 512KX72, 3ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100

与CY7C1446AV33-200BGC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证